Home
last modified time | relevance | path

Searched refs:DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
HDdce_6_0_sh_mask.h5810 #define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR__SHIFT 0x0000001d macro
HDdce_8_0_sh_mask.h7972 #define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR__SHIFT 0x1d macro
HDdce_10_0_sh_mask.h7000 #define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR__SHIFT 0x1d macro
HDdce_11_0_sh_mask.h6902 #define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR__SHIFT 0x1d macro
HDdce_11_2_sh_mask.h7974 #define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR__SHIFT 0x1d macro
HDdce_12_0_sh_mask.h4866 #define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR__SHIFT … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
HDdcn_1_0_sh_mask.h3832 #define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR__SHIFT … macro