Home
last modified time | relevance | path

Searched refs:DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
HDdce_6_0_sh_mask.h5773 #define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK 0x00000100L macro
HDdce_8_0_sh_mask.h7889 #define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK 0x100 macro
HDdce_10_0_sh_mask.h6917 #define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK 0x100 macro
HDdce_11_0_sh_mask.h6819 #define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK 0x100 macro
HDdce_11_2_sh_mask.h7891 #define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK 0x100 macro
HDdce_12_0_sh_mask.h4879 #define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
HDdcn_1_0_sh_mask.h3841 #define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK … macro