Home
last modified time | relevance | path

Searched refs:DIG3_AFMT_ISRC1_0__AFMT_ISRC_VALID__SHIFT (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
HDdcn_1_0_sh_mask.h34487 #define DIG3_AFMT_ISRC1_0__AFMT_ISRC_VALID__SHIFT macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
HDdce_12_0_sh_mask.h40758 #define DIG3_AFMT_ISRC1_0__AFMT_ISRC_VALID__SHIFT macro