Home
last modified time | relevance | path

Searched refs:DC_GPU_TIMER_READ__DC_GPU_TIMER_READ__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
HDdce_6_0_sh_mask.h3856 #define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ__SHIFT 0x00000000 macro
HDdce_8_0_sh_mask.h3330 #define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ__SHIFT 0x0 macro
HDdce_10_0_sh_mask.h3252 #define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ__SHIFT 0x0 macro
HDdce_11_0_sh_mask.h3324 #define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ__SHIFT 0x0 macro
HDdce_11_2_sh_mask.h3574 #define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ__SHIFT 0x0 macro
HDdce_12_0_sh_mask.h9415 #define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ__SHIFT … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
HDdcn_1_0_sh_mask.h4927 #define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ__SHIFT … macro