Home
last modified time | relevance | path

Searched refs:DB_STENCIL_CONTROL__STENCILZPASS__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_6_0_sh_mask.h3787 #define DB_STENCIL_CONTROL__STENCILZPASS__SHIFT 0x00000004 macro
HDgfx_7_2_sh_mask.h3762 #define DB_STENCIL_CONTROL__STENCILZPASS__SHIFT 0x4 macro
HDgfx_8_1_sh_mask.h5012 #define DB_STENCIL_CONTROL__STENCILZPASS__SHIFT 0x4 macro
HDgfx_8_0_sh_mask.h4488 #define DB_STENCIL_CONTROL__STENCILZPASS__SHIFT 0x4 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h15016 #define DB_STENCIL_CONTROL__STENCILZPASS__SHIFT … macro
HDgc_9_2_1_sh_mask.h16322 #define DB_STENCIL_CONTROL__STENCILZPASS__SHIFT … macro