Home
last modified time | relevance | path

Searched refs:DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_6_0_sh_mask.h3543 #define DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x00000018 macro
HDgfx_7_2_sh_mask.h3790 #define DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 macro
HDgfx_8_1_sh_mask.h5040 #define DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 macro
HDgfx_8_0_sh_mask.h4516 #define DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT 0x18 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h22113 #define DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT … macro
HDgc_9_2_1_sh_mask.h23544 #define DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT … macro