Home
last modified time | relevance | path

Searched refs:CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_6_0_sh_mask.h2997 #define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT 0x00000009 macro
HDgfx_7_2_sh_mask.h2858 #define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT 0x9 macro
HDgfx_8_1_sh_mask.h3990 #define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT 0x9 macro
HDgfx_8_0_sh_mask.h3468 #define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT 0x9 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h885 #define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT … macro
HDgc_9_2_1_sh_mask.h850 #define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT … macro