Home
last modified time | relevance | path

Searched refs:CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_6_0_sh_mask.h2834 #define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK 0xf0000000L macro
HDgfx_7_2_sh_mask.h3077 #define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK 0xf0000000 macro
HDgfx_8_1_sh_mask.h4213 #define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK 0xf0000000 macro
HDgfx_8_0_sh_mask.h3691 #define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK 0xf0000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h1116 #define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK … macro
HDgc_9_2_1_sh_mask.h1081 #define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK … macro