Home
last modified time | relevance | path

Searched refs:CP_RB_VMID__RB1_VMID__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_6_0_sh_mask.h2831 #define CP_RB_VMID__RB1_VMID__SHIFT 0x00000008 macro
HDgfx_7_2_sh_mask.h1374 #define CP_RB_VMID__RB1_VMID__SHIFT 0x8 macro
HDgfx_8_1_sh_mask.h2262 #define CP_RB_VMID__RB1_VMID__SHIFT 0x8 macro
HDgfx_8_0_sh_mask.h1738 #define CP_RB_VMID__RB1_VMID__SHIFT 0x8 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h10742 #define CP_RB_VMID__RB1_VMID__SHIFT … macro
HDgc_9_2_1_sh_mask.h12152 #define CP_RB_VMID__RB1_VMID__SHIFT … macro