Home
last modified time | relevance | path

Searched refs:CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_8_1_sh_mask.h2393 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK 0x10000 macro
HDgfx_8_0_sh_mask.h1871 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK 0x10000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h11076 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK … macro
HDgc_9_2_1_sh_mask.h12480 #define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK … macro