Home
last modified time | relevance | path

Searched refs:CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_6_0_sh_mask.h2490 #define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK 0x40000000L macro
HDgfx_7_2_sh_mask.h1287 #define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK 0x40000000 macro
HDgfx_8_1_sh_mask.h2163 #define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK 0x40000000 macro
HDgfx_8_0_sh_mask.h1639 #define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK 0x40000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h10985 #define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK … macro
HDgc_9_2_1_sh_mask.h12395 #define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK … macro