Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_6_0_sh_mask.h2393 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT 0x0000001f macro
HDgfx_7_2_sh_mask.h1218 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT 0x1f macro
HDgfx_8_1_sh_mask.h2076 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT 0x1f macro
HDgfx_8_0_sh_mask.h1552 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT 0x1f macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h10904 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT … macro
HDgc_9_2_1_sh_mask.h12314 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT … macro