Home
last modified time | relevance | path

Searched refs:CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_7_2_sh_mask.h3397 #define CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK 0x40000000 macro
HDgfx_8_1_sh_mask.h4541 #define CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK 0x40000000 macro
HDgfx_8_0_sh_mask.h4019 #define CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK 0x40000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h12842 #define CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK … macro
HDgc_9_2_1_sh_mask.h14136 #define CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK … macro