Home
last modified time | relevance | path

Searched refs:CP_DFY_CNTL__LFSR_RESET_MASK (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_8_1_sh_mask.h1811 #define CP_DFY_CNTL__LFSR_RESET_MASK 0x10000000 macro
HDgfx_8_0_sh_mask.h1289 #define CP_DFY_CNTL__LFSR_RESET_MASK 0x10000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h10342 #define CP_DFY_CNTL__LFSR_RESET_MASK … macro
HDgc_9_2_1_sh_mask.h11755 #define CP_DFY_CNTL__LFSR_RESET_MASK … macro