Home
last modified time | relevance | path

Searched refs:CP_DFY_CNTL__ENABLE_MASK (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_8_1_sh_mask.h1815 #define CP_DFY_CNTL__ENABLE_MASK 0x80000000 macro
HDgfx_8_0_sh_mask.h1293 #define CP_DFY_CNTL__ENABLE_MASK 0x80000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h10344 #define CP_DFY_CNTL__ENABLE_MASK … macro
HDgc_9_2_1_sh_mask.h11757 #define CP_DFY_CNTL__ENABLE_MASK … macro