Home
last modified time | relevance | path

Searched refs:CP_CPC_IC_BASE_CNTL__VMID__SHIFT (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_8_1_sh_mask.h3024 #define CP_CPC_IC_BASE_CNTL__VMID__SHIFT 0x0 macro
HDgfx_8_0_sh_mask.h2502 #define CP_CPC_IC_BASE_CNTL__VMID__SHIFT 0x0 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h11817 #define CP_CPC_IC_BASE_CNTL__VMID__SHIFT … macro
HDgc_9_2_1_sh_mask.h13150 #define CP_CPC_IC_BASE_CNTL__VMID__SHIFT … macro