Home
last modified time | relevance | path

Searched refs:CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_7_2_sh_mask.h2065 #define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK 0x10000000 macro
HDgfx_8_1_sh_mask.h3119 #define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK 0x10000000 macro
HDgfx_8_0_sh_mask.h2597 #define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK 0x10000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h565 #define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK macro
HDgc_9_2_1_sh_mask.h552 #define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK macro