Home
last modified time | relevance | path

Searched refs:phy_id (Results 1 – 25 of 44) sorted by relevance

12

/NextBSD/sys/mips/cavium/octe/
HDethernet-mv88e61xx.c80 cvm_oct_mv88e61xx_smi_read(struct ifnet *ifp, int phy_id, int location) in cvm_oct_mv88e61xx_smi_read() argument
89 cvm_oct_mdio_write(ifp, priv->phy_id, MV88E61XX_SMI_REG_CMD, in cvm_oct_mv88e61xx_smi_read()
91 MV88E61XX_SMI_CMD_READ | MV88E61XX_SMI_CMD_PHY(phy_id) | in cvm_oct_mv88e61xx_smi_read()
98 return (cvm_oct_mdio_read(ifp, priv->phy_id, MV88E61XX_SMI_REG_DAT)); in cvm_oct_mv88e61xx_smi_read()
102 cvm_oct_mv88e61xx_smi_write(struct ifnet *ifp, int phy_id, int location, int val) in cvm_oct_mv88e61xx_smi_write() argument
107 cvm_oct_mdio_write(ifp, priv->phy_id, MV88E61XX_SMI_REG_DAT, val); in cvm_oct_mv88e61xx_smi_write()
108 cvm_oct_mdio_write(ifp, priv->phy_id, MV88E61XX_SMI_REG_CMD, in cvm_oct_mv88e61xx_smi_write()
110 MV88E61XX_SMI_CMD_WRITE | MV88E61XX_SMI_CMD_PHY(phy_id) | in cvm_oct_mv88e61xx_smi_write()
123 cmd = cvm_oct_mdio_read(ifp, priv->phy_id, MV88E61XX_SMI_REG_CMD); in cvm_oct_mv88e61xx_smi_wait()
HDethernet-mdio.c61 int cvm_oct_mdio_read(struct ifnet *ifp, int phy_id, int location) in cvm_oct_mdio_read() argument
69 smi_cmd.s.phy_adr = phy_id; in cvm_oct_mdio_read()
95 void cvm_oct_mdio_write(struct ifnet *ifp, int phy_id, int location, int val) in cvm_oct_mdio_write() argument
107 smi_cmd.s.phy_adr = phy_id; in cvm_oct_mdio_write()
129 priv->phy_id = cvmx_helper_board_get_mii_address(priv->port); in cvm_oct_mdio_setup_device()
HDocte.c148 if (priv->phy_id != -1) { in octe_attach()
152 BMSR_DEFCAPMASK, priv->phy_id, MII_OFFSET_ANY, 0); in octe_attach()
158 device_printf(dev, "missing phy %u device %s\n", priv->phy_id, priv->phy_device); in octe_attach()
234 KASSERT(phy == priv->phy_id, in octe_miibus_readreg()
235 ("read from phy %u but our phy is %u", phy, priv->phy_id)); in octe_miibus_readreg()
257 KASSERT(phy == priv->phy_id, in octe_miibus_writereg()
258 ("write to phy %u but our phy is %u", phy, priv->phy_id)); in octe_miibus_writereg()
HDethernet-mdio.h37 int cvm_oct_mdio_read(struct ifnet *ifp, int phy_id, int location);
38 void cvm_oct_mdio_write(struct ifnet *ifp, int phy_id, int location, int val);
HDcavium-ethernet.h76 int phy_id; member
HDethernet-common.c328 if (priv->phy_id == 16) in cvm_oct_common_init()
/NextBSD/sys/contrib/octeon-sdk/
HDcvmx-mdio.h379 static inline int cvmx_mdio_read(int bus_id, int phy_id, int location) in cvmx_mdio_read() argument
391 rv = mdiobus_read(bus, phy_id, location); in cvmx_mdio_read()
405 smi_cmd.s.phy_adr = phy_id; in cvmx_mdio_read()
431 static inline int cvmx_mdio_write(int bus_id, int phy_id, int location, int val) in cvmx_mdio_write() argument
443 rv = mdiobus_write(bus, phy_id, location, (u16)val); in cvmx_mdio_write()
461 smi_cmd.s.phy_adr = phy_id; in cvmx_mdio_write()
487 static inline int cvmx_mdio_45_read(int bus_id, int phy_id, int device, int location) in cvmx_mdio_45_read() argument
504 smi_cmd.s.phy_adr = phy_id; in cvmx_mdio_45_read()
511 …id %d phy_id %2d device %2d register %2d TIME OUT(address)\n", bus_id, phy_id, device, location); in cvmx_mdio_45_read()
517 smi_cmd.s.phy_adr = phy_id; in cvmx_mdio_45_read()
[all …]
/NextBSD/sys/dev/isci/scil/
HDscic_sds_controller.c827 U32 phy_id; in scic_sds_controller_afe_initialization() local
849 for (phy_id = 0; phy_id < SCI_MAX_PHYS; phy_id++) in scic_sds_controller_afe_initialization()
853 this_controller, scu_afe_xcvr[phy_id].afe_channel_control, 0x00000157); in scic_sds_controller_afe_initialization()
856 this_controller, scu_afe_xcvr[phy_id].afe_xcvr_control0, 0x38016d1a); in scic_sds_controller_afe_initialization()
859 this_controller, scu_afe_xcvr[phy_id].afe_xcvr_control1, 0x01501014); in scic_sds_controller_afe_initialization()
862 this_controller, scu_afe_xcvr[phy_id].afe_tx_control, 0x00000000); in scic_sds_controller_afe_initialization()
865 this_controller, scu_afe_xcvr[phy_id].afe_tx_amp_control0, 0x000bdd08); in scic_sds_controller_afe_initialization()
867 this_controller, scu_afe_xcvr[phy_id].afe_tx_amp_control1, 0x000ffc00); in scic_sds_controller_afe_initialization()
869 this_controller, scu_afe_xcvr[phy_id].afe_tx_amp_control2, 0x000b7c09); in scic_sds_controller_afe_initialization()
871 this_controller, scu_afe_xcvr[phy_id].afe_tx_amp_control3, 0x000afc6e); in scic_sds_controller_afe_initialization()
[all …]
HDscic_sds_port_registers.h119 #define SCU_PCSPExCR_WRITE(port, phy_id, value) \ argument
122 (port)->port_pe_configuration_register[phy_id], \
129 #define SCU_PCSPExCR_READ(port, phy_id) \ argument
132 (port)->port_pe_configuration_register[phy_id] \
HDscif_sas_smp_io_request.h120 U8 phy_id,
HDscif_sas_smp_io_request.c409 U8 phy_id, in scif_sas_smp_request_construct_config_route_info() argument
424 config_route_info.request.configure_route_information.phy_identifier = phy_id; in scif_sas_smp_request_construct_config_route_info()
/NextBSD/sys/dev/firewire/
HDfirewire.h303 phy_id:6, member
320 phy_id:6, member
338 phy_id:6, member
365 phy_id:6, member
382 phy_id:6, member
396 phy_id:6, member
HDfwphyreg.h43 uint8_t phy_id:6, member
76 phy_id:6;
HDfirewire.c1273 s->p1.phy_id, s->p1.port3, s->p1.port4, in fw_print_sid()
1278 s->p2.phy_id, s->p2.port11, s->p2.port12, in fw_print_sid()
1282 s->p1.phy_id, s->p1.sequence_num); in fw_print_sid()
1287 s->p0.phy_id, s->p0.link_active, s->p0.gap_count, in fw_print_sid()
1328 node = self_id->p0.phy_id; in fw_sidrcv()
1330 fc->max_node = self_id->p0.phy_id; in fw_sidrcv()
1340 if ((fc->irm == -1 || self_id->p0.phy_id > fc->irm) && in fw_sidrcv()
1342 fc->irm = self_id->p0.phy_id; in fw_sidrcv()
1672 if (s->p0.phy_id == node) in fw_find_self_id()
/NextBSD/sys/dev/e1000/
HDe1000_82571.c468 u16 phy_id = 0; in e1000_get_phy_id_82571() local
487 ret_val = phy->ops.read_reg(hw, PHY_ID1, &phy_id); in e1000_get_phy_id_82571()
491 phy->id = (u32)(phy_id << 16); in e1000_get_phy_id_82571()
493 ret_val = phy->ops.read_reg(hw, PHY_ID2, &phy_id); in e1000_get_phy_id_82571()
497 phy->id |= (u32)(phy_id); in e1000_get_phy_id_82571()
498 phy->revision = (u32)(phy_id & ~PHY_REVISION_MASK); in e1000_get_phy_id_82571()
HDe1000_phy.c222 u16 phy_id; in e1000_get_phy_id() local
231 ret_val = phy->ops.read_reg(hw, PHY_ID1, &phy_id); in e1000_get_phy_id()
235 phy->id = (u32)(phy_id << 16); in e1000_get_phy_id()
237 ret_val = phy->ops.read_reg(hw, PHY_ID2, &phy_id); in e1000_get_phy_id()
241 phy->id |= (u32)(phy_id & PHY_REVISION_MASK); in e1000_get_phy_id()
242 phy->revision = (u32)(phy_id & ~PHY_REVISION_MASK); in e1000_get_phy_id()
2989 enum e1000_phy_type e1000_get_phy_type_from_id(u32 phy_id) in e1000_get_phy_type_from_id() argument
2993 switch (phy_id) { in e1000_get_phy_type_from_id()
/NextBSD/sys/gnu/dts/arm/
HDam335x-igep0033.dtsi107 phy_id = <&davinci_mdio>, <0>;
112 phy_id = <&davinci_mdio>, <1>;
HDam335x-bone-common.dtsi272 phy_id = <&davinci_mdio>, <0>;
277 phy_id = <&davinci_mdio>, <1>;
HDam335x-lxm.dts320 phy_id = <&davinci_mdio>, <5>;
326 phy_id = <&davinci_mdio>, <4>;
HDam335x-nano.dts355 phy_id = <&davinci_mdio>, <0>;
360 phy_id = <&davinci_mdio>, <1>;
HDam57xx-beagle-x15.dts496 phy_id = <&davinci_mdio>, <1>;
502 phy_id = <&davinci_mdio>, <2>;
/NextBSD/sys/dev/ixgbe/
HDixgbe_phy.h157 enum ixgbe_phy_type ixgbe_get_phy_type_from_id(u32 phy_id);
HDixgbe_phy.c453 u16 phy_id = 0; in ixgbe_validate_phy_addr() local
460 IXGBE_MDIO_PMA_PMD_DEV_TYPE, &phy_id); in ixgbe_validate_phy_addr()
462 if (phy_id != 0xFFFF && phy_id != 0x0) in ixgbe_validate_phy_addr()
501 enum ixgbe_phy_type ixgbe_get_phy_type_from_id(u32 phy_id) in ixgbe_get_phy_type_from_id() argument
507 switch (phy_id) { in ixgbe_get_phy_type_from_id()
/NextBSD/usr.sbin/fwcontrol/
HDfwcontrol.c537 printf("%02d sequel packet\n", sid.p0.phy_id); in show_topology_map()
542 sid.p0.phy_id, in show_topology_map()
605 b.phy_id, b.r, b.cps, in dump_phy_registers()
/NextBSD/sys/dev/cxgb/
HDcxgb_ioctl.h183 uint32_t phy_id; member

12