Home
last modified time | relevance | path

Searched refs:phy (Results 1 – 25 of 620) sorted by relevance

12345678910>>...25

/NextBSD/sys/dev/isci/scil/
HDscic_sds_phy_registers.h78 #define scu_transport_layer_read(phy, reg) \ argument
80 scic_sds_phy_get_controller(phy), \
81 (phy)->transport_layer_registers->reg \
88 #define scu_transport_layer_write(phy, reg, value) \ argument
90 scic_sds_phy_get_controller(phy), \
91 (phy)->transport_layer_registers->reg, \
102 #define SCU_TLCR_READ(phy) \ argument
103 scu_transport_layer_read(phy, control)
108 #define SCU_TLCR_WRITE(phy, value) \ argument
109 scu_transport_layer_write(phy, control, value)
[all …]
HDscic_sds_phy.h345 #define scic_sds_phy_get_index(phy) \ argument
346 ((phy)->phy_index)
351 #define scic_sds_phy_get_controller(phy) \ argument
352 (scic_sds_port_get_controller((phy)->owning_port))
357 #define scic_sds_phy_get_base_state_machine(phy) \ argument
358 (&(phy)->parent.state_machine)
364 #define scic_sds_phy_get_starting_substate_machine(phy) \ argument
365 (&(phy)->starting_substate_machine)
370 #define scic_sds_phy_set_state_handlers(phy, handlers) \ argument
371 ((phy)->state_handlers = (handlers))
[all …]
HDscic_sds_port_configuration_agent.c143 SCIC_SDS_PHY_T * phy in scic_sds_port_configuration_agent_find_port() argument
157 controller, phy in scic_sds_port_configuration_agent_find_port()
163 scic_sds_phy_get_sas_address(phy, &phy_sas_address); in scic_sds_port_configuration_agent_find_port()
164 scic_sds_phy_get_attached_sas_address(phy, &phy_attached_device_address); in scic_sds_port_configuration_agent_find_port()
480 SCIC_SDS_PHY_T * phy in scic_sds_mpc_agent_link_up() argument
487 controller, port_agent, port, phy in scic_sds_mpc_agent_link_up()
495 port_agent->phy_ready_mask |= (1 << scic_sds_phy_get_index(phy)); in scic_sds_mpc_agent_link_up()
497 scic_sds_port_link_up(port, phy); in scic_sds_mpc_agent_link_up()
499 if ((port->active_phy_mask & (1 << scic_sds_phy_get_index(phy))) != 0) in scic_sds_mpc_agent_link_up()
501 port_agent->phy_configured_mask |= (1 << scic_sds_phy_get_index(phy)); in scic_sds_mpc_agent_link_up()
[all …]
HDscic_phy.h283 SCI_PHY_HANDLE_T phy,
305 SCI_PHY_HANDLE_T phy,
327 SCI_PHY_HANDLE_T phy,
344 SCI_PHY_HANDLE_T phy
363 SCI_PHY_HANDLE_T phy,
383 SCI_PHY_HANDLE_T phy,
405 SCI_PHY_HANDLE_T phy,
426 SCI_PHY_HANDLE_T phy,
441 SCI_PHY_HANDLE_T phy
454 SCI_PHY_HANDLE_T phy
/NextBSD/sys/net80211/
HDieee80211_phy.c79 [0] = { .phy = CCK, 1000, 0x00, B(2), 0 },/* 1 Mb */
80 [1] = { .phy = CCK, 2000, 0x04, B(4), 1 },/* 2 Mb */
81 [2] = { .phy = CCK, 5500, 0x04, B(11), 1 },/* 5.5 Mb */
82 [3] = { .phy = CCK, 11000, 0x04, B(22), 1 },/* 11 Mb */
83 [4] = { .phy = PBCC, 22000, 0x04, 44, 3 } /* 22 Mb */
92 [0] = { .phy = CCK, 1000, 0x00, B(2), 0 },
93 [1] = { .phy = CCK, 2000, 0x04, B(4), 1 },
94 [2] = { .phy = CCK, 5500, 0x04, B(11), 2 },
95 [3] = { .phy = CCK, 11000, 0x04, B(22), 3 },
96 [4] = { .phy = OFDM, 6000, 0x00, 12, 4 },
[all …]
/NextBSD/sys/dev/cxgb/common/
HDcxgb_ael1002.c98 static int ael2xxx_get_module_type(struct cphy *phy, int delay_ms);
100 static int set_phy_regs(struct cphy *phy, const struct reg_val *rv) in set_phy_regs() argument
106 err = mdio_write(phy, rv->mmd_addr, rv->reg_addr, in set_phy_regs()
109 err = t3_mdio_change_bits(phy, rv->mmd_addr, in set_phy_regs()
116 static void ael100x_txon(struct cphy *phy) in ael100x_txon() argument
118 int tx_on_gpio = phy->addr == 0 ? F_GPIO7_OUT_VAL : F_GPIO2_OUT_VAL; in ael100x_txon()
121 t3_set_reg_field(phy->adapter, A_T3DBG_GPIO_EN, 0, tx_on_gpio); in ael100x_txon()
128 static int ael_i2c_rd(struct cphy *phy, int dev_addr, int word_addr) in ael_i2c_rd() argument
133 err = mdio_write(phy, MDIO_DEV_PMA_PMD, AEL_I2C_CTRL, in ael_i2c_rd()
140 err = mdio_read(phy, MDIO_DEV_PMA_PMD, AEL_I2C_STAT, &stat); in ael_i2c_rd()
[all …]
HDcxgb_aq100x.c67 #define AQ_WRITE_REGS(phy, regs) do { \ argument
70 (void) mdio_write(phy, regs[i].mmd, regs[i].reg, regs[i].val); \
73 #define AQ_READ_REGS(phy, regs) do { \ argument
76 (void) mdio_read(phy, regs[i].mmd, regs[i].reg, &v); \
84 aq100x_temperature(struct cphy *phy) in aq100x_temperature() argument
88 if (mdio_read(phy, MDIO_DEV_VEND1, AQ_THERMAL2, &v) || in aq100x_temperature()
92 if (mdio_read(phy, MDIO_DEV_VEND1, AQ_THERMAL1, &v)) in aq100x_temperature()
99 aq100x_set_defaults(struct cphy *phy) in aq100x_set_defaults() argument
101 return mdio_write(phy, MDIO_DEV_VEND1, AQ_THERMAL_THR, 0x6c00); in aq100x_set_defaults()
105 aq100x_reset(struct cphy *phy, int wait) in aq100x_reset() argument
[all …]
HDcxgb_tn1010.c76 static int tn1010_reset(struct cphy *phy, int wait) in tn1010_reset() argument
78 int err = t3_phy_reset(phy, MDIO_DEV_PMA_PMD, wait); in tn1010_reset()
83 static int tn1010_power_down(struct cphy *phy, int enable) in tn1010_power_down() argument
85 return t3_mdio_change_bits(phy, MDIO_DEV_PMA_PMD, MII_BMCR, in tn1010_power_down()
89 static int tn1010_autoneg_enable(struct cphy *phy) in tn1010_autoneg_enable() argument
93 err = tn1010_power_down(phy, 0); in tn1010_autoneg_enable()
95 err = t3_mdio_change_bits(phy, MDIO_DEV_ANEG, MII_BMCR, 0, in tn1010_autoneg_enable()
100 static int tn1010_autoneg_restart(struct cphy *phy) in tn1010_autoneg_restart() argument
104 err = tn1010_power_down(phy, 0); in tn1010_autoneg_restart()
106 err = t3_mdio_change_bits(phy, MDIO_DEV_ANEG, MII_BMCR, 0, in tn1010_autoneg_restart()
[all …]
HDcxgb_vsc8211.c275 static int vsc8211_set_automdi(struct cphy *phy, int enable) in vsc8211_set_automdi() argument
279 if ((err = mdio_write(phy, 0, VSC8211_EXT_PAGE_AXS, 0x52b5)) != 0 || in vsc8211_set_automdi()
280 (err = mdio_write(phy, 0, 18, 0x12)) != 0 || in vsc8211_set_automdi()
281 (err = mdio_write(phy, 0, 17, enable ? 0x2803 : 0x3003)) != 0 || in vsc8211_set_automdi()
282 (err = mdio_write(phy, 0, 16, 0x87fa)) != 0 || in vsc8211_set_automdi()
283 (err = mdio_write(phy, 0, VSC8211_EXT_PAGE_AXS, 0)) != 0) in vsc8211_set_automdi()
288 static int vsc8211_set_speed_duplex(struct cphy *phy, int speed, int duplex) in vsc8211_set_speed_duplex() argument
292 err = t3_set_phy_speed_duplex(phy, speed, duplex); in vsc8211_set_speed_duplex()
294 err = vsc8211_set_automdi(phy, 1); in vsc8211_set_speed_duplex()
405 struct cphy *phy = &portinfo->phy; in t3_vsc8211_fifo_depth() local
[all …]
/NextBSD/sys/dev/e1000/
HDe1000_phy.c72 struct e1000_phy_info *phy = &hw->phy; in e1000_init_phy_ops_generic() local
76 phy->ops.init_params = e1000_null_ops_generic; in e1000_init_phy_ops_generic()
77 phy->ops.acquire = e1000_null_ops_generic; in e1000_init_phy_ops_generic()
78 phy->ops.check_polarity = e1000_null_ops_generic; in e1000_init_phy_ops_generic()
79 phy->ops.check_reset_block = e1000_null_ops_generic; in e1000_init_phy_ops_generic()
80 phy->ops.commit = e1000_null_ops_generic; in e1000_init_phy_ops_generic()
81 phy->ops.force_speed_duplex = e1000_null_ops_generic; in e1000_init_phy_ops_generic()
82 phy->ops.get_cfg_done = e1000_null_ops_generic; in e1000_init_phy_ops_generic()
83 phy->ops.get_cable_length = e1000_null_ops_generic; in e1000_init_phy_ops_generic()
84 phy->ops.get_info = e1000_null_ops_generic; in e1000_init_phy_ops_generic()
[all …]
HDe1000_82541.c87 struct e1000_phy_info *phy = &hw->phy; in e1000_init_phy_params_82541() local
92 phy->addr = 1; in e1000_init_phy_params_82541()
93 phy->autoneg_mask = AUTONEG_ADVERTISE_SPEED_DEFAULT; in e1000_init_phy_params_82541()
94 phy->reset_delay_us = 10000; in e1000_init_phy_params_82541()
95 phy->type = e1000_phy_igp; in e1000_init_phy_params_82541()
98 phy->ops.check_polarity = e1000_check_polarity_igp; in e1000_init_phy_params_82541()
99 phy->ops.force_speed_duplex = e1000_phy_force_speed_duplex_igp; in e1000_init_phy_params_82541()
100 phy->ops.get_cable_length = e1000_get_cable_length_igp_82541; in e1000_init_phy_params_82541()
101 phy->ops.get_cfg_done = e1000_get_cfg_done_generic; in e1000_init_phy_params_82541()
102 phy->ops.get_info = e1000_get_phy_info_igp; in e1000_init_phy_params_82541()
[all …]
HDe1000_ich8lan.c198 ret_val = hw->phy.ops.read_reg_locked(hw, PHY_ID1, &phy_reg); in e1000_phy_is_accessible_pchlan()
203 ret_val = hw->phy.ops.read_reg_locked(hw, PHY_ID2, &phy_reg); in e1000_phy_is_accessible_pchlan()
212 if (hw->phy.id) { in e1000_phy_is_accessible_pchlan()
213 if (hw->phy.id == phy_id) in e1000_phy_is_accessible_pchlan()
216 hw->phy.id = phy_id; in e1000_phy_is_accessible_pchlan()
217 hw->phy.revision = (u32)(phy_reg & ~PHY_REVISION_MASK); in e1000_phy_is_accessible_pchlan()
225 hw->phy.ops.release(hw); in e1000_phy_is_accessible_pchlan()
229 hw->phy.ops.acquire(hw); in e1000_phy_is_accessible_pchlan()
237 hw->phy.ops.read_reg_locked(hw, CV_SMB_CTRL, &phy_reg); in e1000_phy_is_accessible_pchlan()
239 hw->phy.ops.write_reg_locked(hw, CV_SMB_CTRL, phy_reg); in e1000_phy_is_accessible_pchlan()
[all …]
HDe1000_82575.c166 struct e1000_phy_info *phy = &hw->phy; in e1000_init_phy_params_82575() local
172 phy->ops.read_i2c_byte = e1000_read_i2c_byte_generic; in e1000_init_phy_params_82575()
173 phy->ops.write_i2c_byte = e1000_write_i2c_byte_generic; in e1000_init_phy_params_82575()
175 if (hw->phy.media_type != e1000_media_type_copper) { in e1000_init_phy_params_82575()
176 phy->type = e1000_phy_none; in e1000_init_phy_params_82575()
180 phy->ops.power_up = e1000_power_up_phy_copper; in e1000_init_phy_params_82575()
181 phy->ops.power_down = e1000_power_down_phy_copper_82575; in e1000_init_phy_params_82575()
183 phy->autoneg_mask = AUTONEG_ADVERTISE_SPEED_DEFAULT; in e1000_init_phy_params_82575()
184 phy->reset_delay_us = 100; in e1000_init_phy_params_82575()
186 phy->ops.acquire = e1000_acquire_phy_82575; in e1000_init_phy_params_82575()
[all …]
HDe1000_82571.c96 struct e1000_phy_info *phy = &hw->phy; in e1000_init_phy_params_82571() local
101 if (hw->phy.media_type != e1000_media_type_copper) { in e1000_init_phy_params_82571()
102 phy->type = e1000_phy_none; in e1000_init_phy_params_82571()
106 phy->addr = 1; in e1000_init_phy_params_82571()
107 phy->autoneg_mask = AUTONEG_ADVERTISE_SPEED_DEFAULT; in e1000_init_phy_params_82571()
108 phy->reset_delay_us = 100; in e1000_init_phy_params_82571()
110 phy->ops.check_reset_block = e1000_check_reset_block_generic; in e1000_init_phy_params_82571()
111 phy->ops.reset = e1000_phy_hw_reset_generic; in e1000_init_phy_params_82571()
112 phy->ops.set_d0_lplu_state = e1000_set_d0_lplu_state_82571; in e1000_init_phy_params_82571()
113 phy->ops.set_d3_lplu_state = e1000_set_d3_lplu_state_generic; in e1000_init_phy_params_82571()
[all …]
HDe1000_80003es2lan.c91 struct e1000_phy_info *phy = &hw->phy; in e1000_init_phy_params_80003es2lan() local
96 if (hw->phy.media_type != e1000_media_type_copper) { in e1000_init_phy_params_80003es2lan()
97 phy->type = e1000_phy_none; in e1000_init_phy_params_80003es2lan()
100 phy->ops.power_up = e1000_power_up_phy_copper; in e1000_init_phy_params_80003es2lan()
101 phy->ops.power_down = e1000_power_down_phy_copper_80003es2lan; in e1000_init_phy_params_80003es2lan()
104 phy->addr = 1; in e1000_init_phy_params_80003es2lan()
105 phy->autoneg_mask = AUTONEG_ADVERTISE_SPEED_DEFAULT; in e1000_init_phy_params_80003es2lan()
106 phy->reset_delay_us = 100; in e1000_init_phy_params_80003es2lan()
107 phy->type = e1000_phy_gg82563; in e1000_init_phy_params_80003es2lan()
109 phy->ops.acquire = e1000_acquire_phy_80003es2lan; in e1000_init_phy_params_80003es2lan()
[all …]
HDe1000_82540.c68 struct e1000_phy_info *phy = &hw->phy; in e1000_init_phy_params_82540() local
71 phy->addr = 1; in e1000_init_phy_params_82540()
72 phy->autoneg_mask = AUTONEG_ADVERTISE_SPEED_DEFAULT; in e1000_init_phy_params_82540()
73 phy->reset_delay_us = 10000; in e1000_init_phy_params_82540()
74 phy->type = e1000_phy_m88; in e1000_init_phy_params_82540()
77 phy->ops.check_polarity = e1000_check_polarity_m88; in e1000_init_phy_params_82540()
78 phy->ops.commit = e1000_phy_sw_reset_generic; in e1000_init_phy_params_82540()
79 phy->ops.force_speed_duplex = e1000_phy_force_speed_duplex_m88; in e1000_init_phy_params_82540()
80 phy->ops.get_cable_length = e1000_get_cable_length_m88; in e1000_init_phy_params_82540()
81 phy->ops.get_cfg_done = e1000_get_cfg_done_generic; in e1000_init_phy_params_82540()
[all …]
/NextBSD/sys/dev/bxe/
HDbxe_elink.c739 typedef elink_status_t (*read_sfp_module_eeprom_func_p)(struct elink_phy *phy,
2203 params->phy[phy_index].mdio_ctrl); in elink_set_mdio_emac_per_phy()
2509 if (!(params->phy[ELINK_INT_PHY].flags & ELINK_FLAGS_TX_ERROR_CHECK)) { in elink_xmac_enable()
2540 (params->phy[ELINK_INT_PHY].supported & in elink_xmac_enable()
3390 struct elink_phy *phy, in elink_cl22_write() argument
3397 mode = REG_RD(sc, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE); in elink_cl22_write()
3398 REG_WR(sc, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE, in elink_cl22_write()
3402 tmp = ((phy->addr << 21) | (reg << 16) | val | in elink_cl22_write()
3405 REG_WR(sc, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, tmp); in elink_cl22_write()
3410 tmp = REG_RD(sc, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM); in elink_cl22_write()
[all …]
/NextBSD/tools/tools/net80211/wlantxtime/
HDwlantxtime.c53 uint8_t phy; /* CCK/OFDM/TURBO */ member
104 [0] = { .phy = CCK, 1000, 0x00, B(2), 0 },/* 1 Mb */
105 [1] = { .phy = CCK, 2000, 0x04, B(4), 1 },/* 2 Mb */
106 [2] = { .phy = CCK, 5500, 0x04, B(11), 1 },/* 5.5 Mb */
107 [3] = { .phy = CCK, 11000, 0x04, B(22), 1 },/* 11 Mb */
108 [4] = { .phy = PBCC, 22000, 0x04, 44, 3 } /* 22 Mb */
117 [0] = { .phy = CCK, 1000, 0x00, B(2), 0 },
118 [1] = { .phy = CCK, 2000, 0x04, B(4), 1 },
119 [2] = { .phy = CCK, 5500, 0x04, B(11), 2 },
120 [3] = { .phy = CCK, 11000, 0x04, B(22), 3 },
[all …]
/NextBSD/sys/dev/etherswitch/arswitch/
HDarswitch_reg.c65 arswitch_split_setpage(device_t dev, uint32_t addr, uint16_t *phy, in arswitch_split_setpage() argument
72 *phy = (addr >> 6) & 0x7; in arswitch_split_setpage()
90 uint16_t phy, reg; in arswitch_readreg16() local
92 arswitch_split_setpage(dev, addr, &phy, &reg); in arswitch_readreg16()
93 return (MDIO_READREG(device_get_parent(dev), 0x10 | phy, reg)); in arswitch_readreg16()
102 uint16_t phy, reg; in arswitch_writereg16() local
104 arswitch_split_setpage(dev, addr, &phy, &reg); in arswitch_writereg16()
105 return (MDIO_WRITEREG(device_get_parent(dev), 0x10 | phy, reg, data)); in arswitch_writereg16()
118 arswitch_writedbg(device_t dev, int phy, uint16_t dbg_addr, in arswitch_writedbg() argument
121 (void) MDIO_WRITEREG(device_get_parent(dev), phy, in arswitch_writedbg()
[all …]
HDarswitch_phy.c75 arswitch_readphy_external(device_t dev, int phy, int reg) in arswitch_readphy_external() argument
83 ret = (MDIO_READREG(device_get_parent(dev), phy, reg)); in arswitch_readphy_external()
90 arswitch_writephy_external(device_t dev, int phy, int reg, int data) in arswitch_writephy_external() argument
97 (void) MDIO_WRITEREG(device_get_parent(dev), phy, in arswitch_writephy_external()
109 arswitch_readphy_internal(device_t dev, int phy, int reg) in arswitch_readphy_internal() argument
119 if (phy < 0 || phy >= 32) in arswitch_readphy_internal()
133 (phy << AR8X16_MDIO_CTRL_PHY_ADDR_SHIFT) | in arswitch_readphy_internal()
135 DEVERR(dev, err, "arswitch_readphy()=%d: phy=%d.%02x\n", phy, reg); in arswitch_readphy_internal()
144 DPRINTF(dev, "arswitch_readphy(): phy=%d.%02x; timeout=%d\n", phy, reg, timeout); in arswitch_readphy_internal()
158 arswitch_writephy_internal(device_t dev, int phy, int reg, int data) in arswitch_writephy_internal() argument
[all …]
/NextBSD/sys/dev/ixgbe/
HDixgbe_phy.c116 u32 swfw_mask = hw->phy.phy_semaphore_mask; in ixgbe_read_i2c_combined_generic_int()
227 u32 swfw_mask = hw->phy.phy_semaphore_mask; in ixgbe_write_i2c_combined_generic_int()
318 struct ixgbe_phy_info *phy = &hw->phy; in ixgbe_init_phy_ops_generic() local
323 phy->ops.identify = ixgbe_identify_phy_generic; in ixgbe_init_phy_ops_generic()
324 phy->ops.reset = ixgbe_reset_phy_generic; in ixgbe_init_phy_ops_generic()
325 phy->ops.read_reg = ixgbe_read_phy_reg_generic; in ixgbe_init_phy_ops_generic()
326 phy->ops.write_reg = ixgbe_write_phy_reg_generic; in ixgbe_init_phy_ops_generic()
327 phy->ops.read_reg_mdi = ixgbe_read_phy_reg_mdi; in ixgbe_init_phy_ops_generic()
328 phy->ops.write_reg_mdi = ixgbe_write_phy_reg_mdi; in ixgbe_init_phy_ops_generic()
329 phy->ops.setup_link = ixgbe_setup_phy_link_generic; in ixgbe_init_phy_ops_generic()
[all …]
/NextBSD/sys/dev/bwi/
HDbwiphy.c157 struct bwi_phy *phy = &mac->mac_phy; in bwi_phy_attach() local
181 phy->phy_init = bwi_phy_init_11a; in bwi_phy_attach()
182 phy->phy_mode = IEEE80211_MODE_11A; in bwi_phy_attach()
183 phy->phy_tbl_ctrl = BWI_PHYR_TBL_CTRL_11A; in bwi_phy_attach()
184 phy->phy_tbl_data_lo = BWI_PHYR_TBL_DATA_LO_11A; in bwi_phy_attach()
185 phy->phy_tbl_data_hi = BWI_PHYR_TBL_DATA_HI_11A; in bwi_phy_attach()
190 phy->phy_init = bwi_sup_bphy[i].init; in bwi_phy_attach()
199 phy->phy_mode = IEEE80211_MODE_11B; in bwi_phy_attach()
207 phy->phy_init = bwi_phy_init_11g; in bwi_phy_attach()
208 phy->phy_mode = IEEE80211_MODE_11G; in bwi_phy_attach()
[all …]
/NextBSD/sys/dev/etherswitch/ip17x/
HDip17x_phy.c54 ip17x_readphy(device_t dev, int phy, int reg) in ip17x_readphy() argument
62 if (phy < 0 || phy >= 32) in ip17x_readphy()
68 data = MDIO_READREG(device_get_parent(dev), phy, reg); in ip17x_readphy()
75 ip17x_writephy(device_t dev, int phy, int reg, int data) in ip17x_writephy() argument
83 if (phy < 0 || phy >= 32) in ip17x_writephy()
89 err = MDIO_WRITEREG(device_get_parent(dev), phy, reg, data); in ip17x_writephy()
96 ip17x_updatephy(device_t dev, int phy, int reg, int mask, int value) in ip17x_updatephy() argument
100 val = ip17x_readphy(dev, phy, reg); in ip17x_updatephy()
103 return (ip17x_writephy(dev, phy, reg, val)); in ip17x_updatephy()
/NextBSD/etc/rc.d/
HDatm1108 for phy in ${atmdev}; do
109 echo -n "Configuring ATM device ${phy}:"
112 eval netif_args=\$atm_netif_${phy}
114 atm set netif ${phy} ${netif_args} || continue
121 eval macaddr_args=\$atm_macaddr_${phy}
127 atm set mac ${phy} ${macaddr_args} || continue
133 eval sigmgr_args=\$atm_sigmgr_${phy}
135 atm attach ${phy} ${sigmgr_args} || continue
142 eval prefix_args=\$atm_prefix_${phy}
154 atm set prefix ${phy} ${prefix_args} || continue
[all …]
/NextBSD/sys/dev/mii/
HDukphy_subr.c59 ukphy_status(struct mii_softc *phy) in ukphy_status() argument
61 struct mii_data *mii = phy->mii_pdata; in ukphy_status()
68 bmsr = PHY_READ(phy, MII_BMSR) | PHY_READ(phy, MII_BMSR); in ukphy_status()
72 bmcr = PHY_READ(phy, MII_BMCR); in ukphy_status()
94 anlpar = PHY_READ(phy, MII_ANAR) & PHY_READ(phy, MII_ANLPAR); in ukphy_status()
95 if ((phy->mii_flags & MIIF_HAVE_GTCR) != 0 && in ukphy_status()
96 (phy->mii_extcapabilities & in ukphy_status()
98 gtcr = PHY_READ(phy, MII_100T2CR); in ukphy_status()
99 gtsr = PHY_READ(phy, MII_100T2SR); in ukphy_status()
126 mii->mii_media_active |= mii_phy_flowstatus(phy); in ukphy_status()

12345678910>>...25