Home
last modified time | relevance | path

Searched refs:enc_rxq_limit (Results 1 – 7 of 7) sorted by relevance

/NextBSD/sys/dev/sfxge/common/
HDsiena_nic.c164 encp->enc_rxq_limit = MIN(EFX_RXQ_LIMIT_TARGET, nrxq); in siena_board_cfg()
169 (encp->enc_rxq_limit * EFX_RXQ_DC_NDESCS(EFX_RXQ_DC_SIZE)); in siena_board_cfg()
HDsiena_sram.c52 tx_base = rx_base + (encp->enc_rxq_limit * in siena_sram_init()
HDhunt_nic.c1256 encp->enc_rxq_limit = EFX_RXQ_LIMIT_TARGET; in hunt_board_cfg()
1373 MIN(128, MAX(encp->enc_rxq_limit, encp->enc_txq_limit)); in hunt_nic_probe()
1445 min_rxq_count = MIN(edlp->edl_min_rxq_count, encp->enc_rxq_limit); in hunt_nic_set_drv_limits()
1452 max_rxq_count = MIN(edlp->edl_max_rxq_count, encp->enc_rxq_limit); in hunt_nic_set_drv_limits()
HDhunt_rx.c696 EFSYS_ASSERT3U(enp->en_rx_qcount + 1, <, encp->enc_rxq_limit); in hunt_rx_qcreate()
705 if (index >= encp->enc_rxq_limit) { in hunt_rx_qcreate()
HDefx_rx.c1248 EFSYS_ASSERT3U(enp->en_rx_qcount + 1, <, encp->enc_rxq_limit); in falconsiena_rx_qcreate()
1257 if (index >= encp->enc_rxq_limit) { in falconsiena_rx_qcreate()
HDefx_nic.c534 *rxq_countp = encp->enc_rxq_limit; in efx_nic_get_vi_pool()
HDefx.h1116 uint32_t enc_rxq_limit; member