| /NextBSD/contrib/binutils/opcodes/ |
| HD | ppc-opc.c | 481 #define VB VA + 1 macro
485 #define VC VB + 1
1801 { "mtvscr", VX(4, 1604), VX_MASK, PPCVEC, { VB } },
1837 { "vaddcuw", VX(4, 384), VX_MASK, PPCVEC, { VD, VA, VB } },
1838 { "vaddfp", VX(4, 10), VX_MASK, PPCVEC, { VD, VA, VB } },
1839 { "vaddsbs", VX(4, 768), VX_MASK, PPCVEC, { VD, VA, VB } },
1840 { "vaddshs", VX(4, 832), VX_MASK, PPCVEC, { VD, VA, VB } },
1841 { "vaddsws", VX(4, 896), VX_MASK, PPCVEC, { VD, VA, VB } },
1842 { "vaddubm", VX(4, 0), VX_MASK, PPCVEC, { VD, VA, VB } },
1843 { "vaddubs", VX(4, 512), VX_MASK, PPCVEC, { VD, VA, VB } },
[all …]
|
| HD | ChangeLog-0001 | 1847 * ppc-opc.c (VA, VB, VC, VD, VS, SIMM, UIMM, SHB): New macros, for
|
| /NextBSD/contrib/llvm/tools/clang/lib/Sema/ |
| HD | SemaCUDA.cpp | 174 for (const auto &VB : ClassDecl->vbases()) { in inferCUDATargetForImplicitSpecialMember() local
175 Bases.push_back(&VB); in inferCUDATargetForImplicitSpecialMember()
|
| /NextBSD/contrib/llvm/lib/Target/PowerPC/ |
| HD | PPCInstrFormats.td | 1447 bits<5> VB;
1453 let Inst{16-20} = VB;
1464 bits<5> VB;
1471 let Inst{16-20} = VB;
1481 bits<5> VB;
1488 let Inst{16-20} = VB;
1500 bits<5> VB;
1506 let Inst{16-20} = VB;
1514 let VB = VD;
1522 bits<5> VB;
[all …]
|
| /NextBSD/contrib/llvm/tools/clang/lib/AST/ |
| HD | CommentParser.cpp | 658 VerbatimBlockComment *VB = in parseVerbatimBlock() local
689 S.actOnVerbatimBlockFinish(VB, Tok.getLocation(), in parseVerbatimBlock()
695 S.actOnVerbatimBlockFinish(VB, SourceLocation(), "", in parseVerbatimBlock()
699 return VB; in parseVerbatimBlock()
|
| HD | VTableBuilder.cpp | 3380 if (const CXXRecordDecl *VB = P->getVBaseWithVPtr()) in computeVTablePaths() local
3381 P->FullOffsetInMDC += Layout.getVBaseClassOffset(VB); in computeVTablePaths()
3391 for (const auto &VB : Base->vbases()) in computeVTablePaths() local
3392 VBasesSeen.insert(VB.getType()->getAsCXXRecordDecl()); in computeVTablePaths()
3759 for (const auto &VB : RD->vbases()) { in computeVBTableRelatedInformation() local
3760 const CXXRecordDecl *CurVBase = VB.getType()->getAsCXXRecordDecl(); in computeVBTableRelatedInformation()
|
| /NextBSD/contrib/llvm/include/llvm/DebugInfo/PDB/ |
| HD | PDBTypes.h | 245 VB = 0x0b, enumerator
|
| /NextBSD/contrib/llvm/lib/Transforms/InstCombine/ |
| HD | InstCombinePHI.cpp | 874 Value *VB = PN.getIncomingValue(j); in visitPHINode() local
876 PN.setIncomingValue(i, VB); in visitPHINode()
|
| /NextBSD/contrib/llvm/lib/DebugInfo/PDB/ |
| HD | PDBExtras.cpp | 202 CASE_OUTPUT_ENUM_CLASS_NAME(PDB_Lang, VB, OS) in operator <<()
|
| /NextBSD/contrib/gdb/gdb/ |
| HD | TODO | 239 weird names like E::VB sometimes. The typeinfo function will always
|
| /NextBSD/contrib/llvm/lib/Transforms/Scalar/ |
| HD | Reassociate.cpp | 1017 Value *VB = Sub->user_back(); in ShouldBreakUpSubtract() local
1019 (isReassociableOp(VB, Instruction::Add, Instruction::FAdd) || in ShouldBreakUpSubtract()
1020 isReassociableOp(VB, Instruction::Sub, Instruction::FSub))) in ShouldBreakUpSubtract()
|
| /NextBSD/contrib/llvm/lib/Target/Hexagon/ |
| HD | HexagonIntrinsics.td | 783 * ALU64/VB *
855 // ALU64 / VB / Vector mux.
|
| HD | HexagonInstrInfo.td | 3267 // MTYPE/VB +
3270 // MTYPE/VB -
|
| /NextBSD/lib/libz/ |
| HD | ChangeLog | 1186 How to use compress(), uncompress() and the gz* functions from VB.
|
| /NextBSD/share/termcap/ |
| HD | termcap | 2000 :k1=^VA\r:k2=^VB\r:k3=^VC\r:k4=^VD\r:k5=^VE\r:\
|
| /NextBSD/share/misc/ |
| HD | pci_vendors | 17866 169d Club-3D VB (Wrong ID)
|
| /NextBSD/contrib/ncurses/misc/ |
| HD | terminfo.src | 15469 kf2=^VB\r, kf3=^VC\r, kf4=^VD\r, kf5=^VE\r, kf6=^VF\r,
|