Home
last modified time | relevance | path

Searched refs:TargetLoweringBase (Results 1 – 25 of 27) sorted by relevance

12

/NextBSD/contrib/llvm/include/llvm/CodeGen/
HDBasicTTIImpl.h89 const TargetLoweringBase *getTLI() const { in getTLI()
124 TargetLoweringBase::AddrMode AM; in isLegalAddressingMode()
134 TargetLoweringBase::AddrMode AM; in getScalingFactorCost()
182 const TargetLoweringBase *TLI = getTLI(); in shouldBuildLookupTables()
188 const TargetLoweringBase *TLI = getTLI(); in haveFastSqrt()
201 const TargetLoweringBase *TLI = getTLI(); in getOperationCost()
292 const TargetLoweringBase *TLI = getTLI();
343 const TargetLoweringBase *TLI = getTLI(); in getCastInstrCost()
441 const TargetLoweringBase *TLI = getTLI(); in getCmpSelInstrCost()
694 const TargetLoweringBase *TLI = getTLI(); in getIntrinsicInstrCost()
[all …]
HDAnalysis.h26 class TargetLoweringBase; variable
109 const TargetLoweringBase &TLI);
HDStackProtector.h55 const TargetLoweringBase *TLI;
HDPasses.h30 class TargetLoweringBase; variable
/NextBSD/contrib/llvm/lib/CodeGen/
HDTargetLoweringBase.cpp749 TargetLoweringBase::TargetLoweringBase(const TargetMachine &tm) : TM(tm) { in TargetLoweringBase() function in TargetLoweringBase
790 void TargetLoweringBase::initActions() { in initActions()
881 MVT TargetLoweringBase::getScalarShiftAmountTy(const DataLayout &DL, in getScalarShiftAmountTy()
886 EVT TargetLoweringBase::getShiftAmountTy(EVT LHSTy, in getShiftAmountTy()
896 bool TargetLoweringBase::canOpTrap(unsigned Op, EVT VT) const { in canOpTrap()
911 void TargetLoweringBase::setJumpIsExpensive(bool isExpensive) { in setJumpIsExpensive()
917 TargetLoweringBase::LegalizeKind
918 TargetLoweringBase::getTypeConversion(LLVMContext &Context, EVT VT) const { in getTypeConversion()
1053 TargetLoweringBase *TLI) { in getVectorTypeBreakdownMVT()
1099 bool TargetLoweringBase::isLegalRC(const TargetRegisterClass *RC) const { in isLegalRC()
[all …]
HDAnalysis.cpp216 const TargetLoweringBase& TLI) { in isNoopBitcast()
236 const TargetLoweringBase &TLI, in getNoopInput()
335 const TargetLoweringBase &TLI, in slotOnlyDiscardsData()
530 const TargetLoweringBase &TLI) { in returnTypeIsEligibleForTailCall()
HDAtomicExpandPass.cpp231 case TargetLoweringBase::AtomicRMWExpansionKind::None: in tryExpandAtomicRMW()
233 case TargetLoweringBase::AtomicRMWExpansionKind::LLSC: { in tryExpandAtomicRMW()
241 case TargetLoweringBase::AtomicRMWExpansionKind::CmpXChg: { in tryExpandAtomicRMW()
HDStackProtector.cpp274 const TargetLoweringBase *TLI) { in FindPotentialTailCall()
332 const TargetLoweringBase *TLI, const Triple &TT, in CreatePrologue()
HDMachineBlockPlacement.cpp202 const TargetLoweringBase *TLI;
HDMachineLICM.cpp73 const TargetLoweringBase *TLI;
HDIfConversion.cpp160 const TargetLoweringBase *TLI;
/NextBSD/contrib/llvm/include/llvm/Target/
HDTargetLowering.h79 class TargetLoweringBase {
80 TargetLoweringBase(const TargetLoweringBase&) = delete;
81 void operator=(const TargetLoweringBase&) = delete;
155 explicit TargetLoweringBase(const TargetMachine &TM);
156 virtual ~TargetLoweringBase() {} in ~TargetLoweringBase()
203 virtual TargetLoweringBase::LegalizeTypeAction
2026 class TargetLowering : public TargetLoweringBase {
/NextBSD/contrib/llvm/lib/Target/SystemZ/
HDSystemZISelLowering.h350 TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(EVT VT) in getPreferredVectorAction()
365 return TargetLoweringBase::getPreferredVectorAction(VT); in getPreferredVectorAction()
/NextBSD/lib/clang/libllvmcodegen/
HDMakefile122 TargetLoweringBase.cpp \
/NextBSD/contrib/llvm/lib/Target/AMDGPU/
HDSIISelLowering.h79 TargetLoweringBase::LegalizeTypeAction
HDSIISelLowering.cpp414 TargetLoweringBase::LegalizeTypeAction
419 return TargetLoweringBase::getPreferredVectorAction(VT); in getPreferredVectorAction()
/NextBSD/contrib/llvm/lib/Target/AArch64/
HDAArch64ISelLowering.h362 TargetLoweringBase::AtomicRMWExpansionKind
366 TargetLoweringBase::LegalizeTypeAction
HDAArch64ISelLowering.cpp9186 TargetLoweringBase::LegalizeTypeAction
9195 return TargetLoweringBase::getPreferredVectorAction(VT); in getPreferredVectorAction()
9215 TargetLoweringBase::AtomicRMWExpansionKind
/NextBSD/contrib/llvm/lib/Target/NVPTX/
HDNVPTXISelLowering.h507 TargetLoweringBase::LegalizeTypeAction
HDNVPTXISelLowering.cpp876 TargetLoweringBase::LegalizeTypeAction
881 return TargetLoweringBase::getPreferredVectorAction(VT); in getPreferredVectorAction()
/NextBSD/contrib/llvm/lib/Target/ARM/
HDARMISelLowering.h446 TargetLoweringBase::AtomicRMWExpansionKind
/NextBSD/contrib/llvm/lib/Target/X86/
HDX86ISelLowering.h1047 TargetLoweringBase::AtomicRMWExpansionKind
/NextBSD/contrib/llvm/lib/CodeGen/SelectionDAG/
HDLegalizeIntegerTypes.cpp1668 TargetLoweringBase::BooleanContent BoolType = TLI.getBooleanContents(NVT); in ExpandIntRes_ADDSUB()
1682 case TargetLoweringBase::UndefinedBooleanContent: in ExpandIntRes_ADDSUB()
1685 case TargetLoweringBase::ZeroOrOneBooleanContent: in ExpandIntRes_ADDSUB()
1688 case TargetLoweringBase::ZeroOrNegativeOneBooleanContent: in ExpandIntRes_ADDSUB()
HDTargetLowering.cpp40 : TargetLoweringBase(tm) {} in TargetLowering()
HDSelectionDAGBuilder.cpp2301 while (TLI.getTypeAction(Ctx, VT) == TargetLoweringBase::TypeSplitVector) in visitSelect()

12