Home
last modified time | relevance | path

Searched refs:SchedModel (Results 1 – 25 of 45) sorted by relevance

12

/NextBSD/contrib/llvm/include/llvm/CodeGen/
HDTargetSchedule.h35 MCSchedModel SchedModel; variable
47 …TargetSchedModel(): SchedModel(MCSchedModel::GetDefaultSchedModel()), STI(nullptr), TII(nullptr) {} in TargetSchedModel()
70 const MCSchedModel *getMCSchedModel() const { return &SchedModel; } in getMCSchedModel()
85 unsigned getProcessorID() const { return SchedModel.getProcessorID(); } in getProcessorID()
88 unsigned getIssueWidth() const { return SchedModel.IssueWidth; } in getIssueWidth()
96 return SchedModel.getNumProcResourceKinds(); in getNumProcResourceKinds()
101 return SchedModel.getProcResource(PIdx); in getProcResource()
108 return SchedModel.getProcResource(PIdx)->Name; in getResourceName()
143 unsigned getMicroOpBufferSize() const { return SchedModel.MicroOpBufferSize; } in getMicroOpBufferSize()
148 return SchedModel.getProcResource(PIdx)->BufferSize; in getResourceBufferSize()
HDScheduleDAGInstrs.h85 TargetSchedModel SchedModel; variable
169 const TargetSchedModel *getSchedModel() const { return &SchedModel; } in getSchedModel()
173 if (!SU->SchedClass && SchedModel.hasInstrSchedModel()) in getSchedClass()
174 SU->SchedClass = SchedModel.resolveSchedClass(SU->getInstr()); in getSchedClass()
HDMachineScheduler.h547 void init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel);
563 const TargetSchedModel *SchedModel; variable
633 DAG(nullptr), SchedModel(nullptr), Rem(nullptr), Available(ID, Name+".A"), in SchedBoundary()
682 return RetiredMOps * SchedModel->getMicroOpFactor(); in getCriticalCount()
690 return std::max(CurrCycle * SchedModel->getLatencyFactor(), in getExecutedCount()
821 const TargetSchedModel *SchedModel);
826 const TargetSchedModel *SchedModel; variable
832 Context(C), SchedModel(nullptr), TRI(nullptr) {} in GenericSchedulerBase()
HDMachineTraceMetrics.h73 TargetSchedModel SchedModel; variable
380 unsigned Factor = SchedModel.getLatencyFactor(); in getCycles()
/NextBSD/contrib/llvm/lib/CodeGen/
HDTargetSchedule.cpp31 return EnableSchedModel && SchedModel.hasInstrSchedModel(); in hasInstrSchedModel()
56 SchedModel = sm; in init()
61 unsigned NumRes = SchedModel.getNumProcResourceKinds(); in init()
63 ResourceLCM = SchedModel.IssueWidth; in init()
65 unsigned NumUnits = SchedModel.getProcResource(Idx)->NumUnits; in init()
69 MicroOpFactor = ResourceLCM / SchedModel.IssueWidth; in init()
71 unsigned NumUnits = SchedModel.getProcResource(Idx)->NumUnits; in init()
106 const MCSchedClassDesc *SCDesc = SchedModel.getSchedClassDesc(SchedClass); in resolveSchedClass()
117 SCDesc = SchedModel.getSchedClassDesc(SchedClass); in resolveSchedClass()
159 return TII->defaultDefLatency(SchedModel, DefMI); in computeOperandLatency()
[all …]
HDMachineScheduler.cpp1620 init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel) { in init() argument
1622 if (!SchedModel->hasInstrSchedModel()) in init()
1624 RemainingCounts.resize(SchedModel->getNumProcResourceKinds()); in init()
1628 RemIssueCount += SchedModel->getNumMicroOps(I->getInstr(), SC) in init()
1629 * SchedModel->getMicroOpFactor(); in init()
1631 PI = SchedModel->getWriteProcResBegin(SC), in init()
1632 PE = SchedModel->getWriteProcResEnd(SC); PI != PE; ++PI) { in init()
1634 unsigned Factor = SchedModel->getResourceFactor(PIdx); in init()
1644 SchedModel = smodel; in init()
1646 if (SchedModel->hasInstrSchedModel()) { in init()
[all …]
HDMachineTraceMetrics.cpp60 SchedModel.init(ST.getSchedModel(), &ST, TII); in runOnMachineFunction()
63 SchedModel.getNumProcResourceKinds()); in runOnMachineFunction()
96 unsigned PRKinds = SchedModel.getNumProcResourceKinds(); in getResources()
107 if (!SchedModel.hasInstrSchedModel()) in getResources()
109 const MCSchedClassDesc *SC = SchedModel.resolveSchedClass(&MI); in getResources()
114 PI = SchedModel.getWriteProcResBegin(SC), in getResources()
115 PE = SchedModel.getWriteProcResEnd(SC); PI != PE; ++PI) { in getResources()
126 PRCycles[K] * SchedModel.getResourceFactor(K); in getResources()
135 unsigned PRKinds = SchedModel.getNumProcResourceKinds(); in getProcResourceCycles()
148 unsigned PRKinds = MTM.SchedModel.getNumProcResourceKinds(); in Ensemble()
[all …]
HDMachineCombiner.cpp41 MCSchedModel SchedModel; member in __anon7d7d09870111::MachineCombiner
270 const MCSchedClassDesc *SC = SchedModel.getSchedClassDesc(Idx); in instr2instrSC()
419 SchedModel = STI.getSchedModel(); in runOnMachineFunction()
420 TSchedModel.init(SchedModel, &STI, TII); in runOnMachineFunction()
HDTargetInstrInfo.cpp778 unsigned TargetInstrInfo::defaultDefLatency(const MCSchedModel &SchedModel, in defaultDefLatency() argument
783 return SchedModel.LoadLatency; in defaultDefLatency()
785 return SchedModel.HighLatency; in defaultDefLatency()
805 bool TargetInstrInfo::hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency() argument
808 const InstrItineraryData *ItinData = SchedModel.getInstrItineraries(); in hasLowDefLatency()
839 return defaultDefLatency(ItinData->SchedModel, DefMI); in computeDefOperandLatency()
882 defaultDefLatency(ItinData->SchedModel, DefMI)); in computeOperandLatency()
HDScheduleDAGInstrs.cpp65 SchedModel.init(ST.getSchedModel(), &ST, TII); in ScheduleDAGInstrs()
287 SchedModel.computeOperandLatency(SU->getInstr(), OperIdx, RegUse, in addPhysRegDataDeps()
326 SchedModel.computeOutputLatency(MI, OperIdx, DefSU->getInstr())); in addPhysRegDeps()
405 SchedModel.computeOutputLatency(MI, OperIdx, DefSU->getInstr())); in addVRegDefDeps()
450 dep.setLatency(SchedModel.computeOperandLatency(Def, DefOp, MI, OperIdx)); in addVRegUseDeps()
716 SU->Latency = SchedModel.computeInstrLatency(SU->getInstr()); in initSUnits()
726 if (SchedModel.hasInstrSchedModel()) { in initSUnits()
729 PI = SchedModel.getWriteProcResBegin(SC), in initSUnits()
730 PE = SchedModel.getWriteProcResEnd(SC); PI != PE; ++PI) { in initSUnits()
731 switch (SchedModel.getProcResource(PI->ProcResourceIdx)->BufferSize) { in initSUnits()
HDEarlyIfConversion.cpp592 MCSchedModel SchedModel; member in __anon97e1da550211::EarlyIfConverter
700 unsigned CritLimit = SchedModel.MispredictPenalty/2; in shouldConvertIf()
795 SchedModel = STI.getSchedModel(); in runOnMachineFunction()
/NextBSD/contrib/llvm/lib/Target/Hexagon/
HDHexagonMachineScheduler.h47 const TargetSchedModel *SchedModel; variable
58 : SchedModel(SM), TotalPackets(0) { in VLIWResourceModel()
65 Packet.resize(SchedModel->getIssueWidth()); in VLIWResourceModel()
135 const TargetSchedModel *SchedModel; member
156 DAG(nullptr), SchedModel(nullptr), Available(ID, Name+".A"), in VLIWSchedBoundary()
169 SchedModel = smodel; in init()
192 const TargetSchedModel *SchedModel; variable
207 : DAG(nullptr), SchedModel(nullptr), Top(TopQID, "TopQ"), in ConvergingVLIWScheduler()
HDHexagonMachineScheduler.cpp130 if (Packet.size() >= SchedModel->getIssueWidth()) { in reserveResources()
200 SchedModel = DAG->getSchedModel(); in initialize()
202 Top.init(DAG, SchedModel); in initialize()
203 Bot.init(DAG, SchedModel); in initialize()
277 unsigned uops = SchedModel->getNumMicroOps(SU->getInstr()); in checkHazard()
278 if (IssueCount + uops > SchedModel->getIssueWidth()) in checkHazard()
300 unsigned Width = SchedModel->getIssueWidth(); in bumpCycle()
343 IssueCount += SchedModel->getNumMicroOps(SU->getInstr()); in bumpNode()
/NextBSD/contrib/llvm/include/llvm/Target/
HDTargetSchedule.td162 // SchedModel ties these units to a processor for any stand-alone defs
164 // attached to a processor, so SchedModel is not needed.
170 SchedMachineModel SchedModel = ?;
185 SchedMachineModel SchedModel = ?;
223 // SchedModel silences warnings but is ignored.
227 SchedMachineModel SchedModel = ?;
232 // SchedModel ties these resources to a processor.
243 SchedMachineModel SchedModel = ?;
286 // type at the same time. This class is unaware of its SchedModel so
293 // SchedModel ties these resources to a processor.
[all …]
HDTargetInstrInfo.h1089 unsigned defaultDefLatency(const MCSchedModel &SchedModel,
1104 bool hasHighOperandLatency(const TargetSchedModel &SchedModel, in hasHighOperandLatency() argument
1114 bool hasLowDefLatency(const TargetSchedModel &SchedModel,
HDTargetSubtargetInfo.h104 const TargetSchedModel *SchedModel) const { in resolveSchedClass() argument
/NextBSD/contrib/llvm/lib/Target/AArch64/
HDAArch64StorePairSuppress.cpp33 TargetSchedModel SchedModel; member in __anon819505740111::AArch64StorePairSuppress
83 SchedModel.getMCSchedModel()->getSchedClassDesc(SCIdx); in shouldAddSTPToBlock()
122 SchedModel.init(ST.getSchedModel(), &ST, TII); in runOnMachineFunction()
128 if (!SchedModel.hasInstrSchedModel()) { in runOnMachineFunction()
HDAArch64Schedule.td11 // const MachineInstr *MI and const TargetSchedModel *SchedModel
15 static_cast<const AArch64InstrInfo*>(SchedModel->getInstrInfo());
HDAArch64ConditionalCompares.cpp726 MCSchedModel SchedModel; member in __anon68535b640211::AArch64ConditionalCompares
848 unsigned DelayLimit = SchedModel.MispredictPenalty * 3 / 4; in shouldConvert()
896 SchedModel = MF.getSubtarget().getSchedModel(); in runOnMachineFunction()
/NextBSD/contrib/llvm/include/llvm/MC/
HDMCInstrItineraries.h111 MCSchedModel SchedModel; ///< Basic machine properties.
118 InstrItineraryData() : SchedModel(MCSchedModel::GetDefaultSchedModel()), in InstrItineraryData()
124 : SchedModel(SM), Stages(S), OperandCycles(OS), Forwardings(F), in InstrItineraryData()
125 Itineraries(SchedModel.InstrItineraries) {} in InstrItineraryData()
/NextBSD/contrib/llvm/lib/Target/AMDGPU/
HDSISchedule.td73 let SchedModel = SIFullSpeedModel in {
81 } // End SchedModel = SIFullSpeedModel
83 let SchedModel = SIQuarterSpeedModel in {
91 } // End SchedModel = SIQuarterSpeedModel
/NextBSD/contrib/llvm/lib/MC/
HDMCSubtargetInfo.cpp104 const MCSchedModel SchedModel = getSchedModelForCPU(CPU); in getInstrItineraryForCPU() local
105 return InstrItineraryData(SchedModel, Stages, OperandCycles, ForwardingPaths); in getInstrItineraryForCPU()
/NextBSD/contrib/llvm/lib/Target/ARM/
HDARMSubtarget.cpp204 SchedModel = getSchedModelForCPU(CPUString); in initSubtargetFeatures()
320 return SchedModel.MispredictPenalty; in getMispredictionPenalty()
HDARMBaseInstrInfo.h330 bool hasHighOperandLatency(const TargetSchedModel &SchedModel,
335 bool hasLowDefLatency(const TargetSchedModel &SchedModel,
/NextBSD/contrib/llvm/lib/Target/X86/
HDX86ScheduleSLM.td32 let SchedModel = SLMModel in {
233 } // SchedModel

12