Home
last modified time | relevance | path

Searched refs:REG_LSR (Results 1 – 6 of 6) sorted by relevance

/NextBSD/sys/dev/uart/
HDuart_dev_lpc.c69 lsr = uart_getreg(bas, REG_LSR); in lpc_ns8250_clrint()
154 while ((uart_getreg(bas, REG_LSR) & LSR_TEMT) == 0 && --limit) in lpc_ns8250_drain()
172 while ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) && --limit) { in lpc_ns8250_drain()
345 while ((uart_getreg(bas, REG_LSR) & LSR_THRE) == 0 && --limit) in lpc_ns8250_putc()
350 while ((uart_getreg(bas, REG_LSR) & LSR_TEMT) == 0 && --limit) in lpc_ns8250_putc()
358 return ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) != 0 ? 1 : 0); in lpc_ns8250_rxready()
368 while ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) == 0) { in lpc_ns8250_getc()
651 lsr = uart_getreg(bas, REG_LSR); in lpc_ns8250_bus_ipend()
772 while (((lsr |= uart_getreg(bas, REG_LSR)) & LSR_TEMT) == 0 && in lpc_ns8250_bus_probe()
828 lsr = uart_getreg(bas, REG_LSR); in lpc_ns8250_bus_receive()
[all …]
HDuart_dev_ns8250.c88 lsr = uart_getreg(bas, REG_LSR); in ns8250_clrint()
158 while ((uart_getreg(bas, REG_LSR) & LSR_TEMT) == 0 && --limit) in ns8250_drain()
176 while ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) && --limit) { in ns8250_drain()
333 while ((uart_getreg(bas, REG_LSR) & LSR_THRE) == 0 && --limit) in ns8250_putc()
338 while ((uart_getreg(bas, REG_LSR) & LSR_TEMT) == 0 && --limit) in ns8250_putc()
346 return ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) != 0 ? 1 : 0); in ns8250_rxready()
356 while ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) == 0) { in ns8250_getc()
650 lsr = uart_getreg(bas, REG_LSR); in ns8250_bus_ipend()
795 while (((lsr |= uart_getreg(bas, REG_LSR)) & LSR_TEMT) == 0 && in ns8250_bus_probe()
867 lsr = uart_getreg(bas, REG_LSR); in ns8250_bus_receive()
[all …]
/NextBSD/sys/mips/cavium/
HDuart_dev_oct16550.c92 (void)uart_getreg(bas, REG_LSR); in oct16550_clrint()
171 while ((uart_getreg(bas, REG_LSR) & LSR_TEMT) == 0 && --limit) in oct16550_drain()
189 while ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) && --limit) { in oct16550_drain()
332 while (((uart_getreg(bas, REG_LSR) & LSR_THRE) == 0) && in oct16550_wait_txhr_empty()
354 return ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) != 0 ? 1 : 0); in oct16550_rxready()
367 while ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) == 0) { in oct16550_getc()
614 lsr = uart_getreg(bas, REG_LSR); in oct16550_bus_ipend()
727 lsr = uart_getreg(bas, REG_LSR); in oct16550_bus_receive()
740 lsr = uart_getreg(bas, REG_LSR); in oct16550_bus_receive()
752 lsr = uart_getreg(bas, REG_LSR); in oct16550_bus_receive()
/NextBSD/sys/boot/arm/ixp425/boot2/
HDixp425_board.c159 while ((uart_getreg(ubase, REG_LSR) & LSR_RXRDY) == 0 && --limit) in getc()
162 if ((uart_getreg(ubase, REG_LSR) & LSR_RXRDY) == LSR_RXRDY) in getc()
175 while ((uart_getreg(ubase, REG_LSR) & LSR_THRE) == 0 && --limit) in putchar()
180 while ((uart_getreg(ubase, REG_LSR) & LSR_TEMT) == 0 && --limit) in putchar()
/NextBSD/sys/dev/ic/
HDns16550.h108 #define REG_LSR com_lsr macro
/NextBSD/usr.sbin/bhyve/
HDuart_emul.c484 case REG_LSR: in uart_write()
557 case REG_LSR: in uart_read()