Searched refs:Lg2 (Results 1 – 7 of 7) sorted by relevance
| /NextBSD/lib/msun/src/ |
| HD | k_logf.h | 22 Lg2 = 0xccce13.0p-25, /* 0.40000972152 */ variable
34 t1= w*(Lg2+w*Lg4); in k_log1pf()
|
| HD | k_log.h | 76 Lg2 = 3.999999999940941908e-01, /* 3FD99999 9997FA04 */ variable
95 t1= w*(Lg2+w*(Lg4+w*Lg6)); in k_log1p()
|
| HD | e_logf.c | 28 Lg2 = 0xccce13.0p-25, /* 0.40000972152 */ variable
77 t1= w*(Lg2+w*Lg4); in __ieee754_logf()
|
| HD | e_log.c | 78 Lg2 = 3.999999999940941908e-01, /* 3FD99999 9997FA04 */ variable
131 t1= w*(Lg2+w*(Lg4+w*Lg6)); in __ieee754_log()
|
| /NextBSD/contrib/llvm/lib/Target/AArch64/ |
| HD | AArch64FastISel.cpp | 4762 unsigned Lg2 = C.countTrailingZeros(); in selectSDiv() local
4769 unsigned ResultReg = emitASR_ri(VT, VT, Src0Reg, Src0IsKill, Lg2); in selectSDiv()
4776 int64_t Pow2MinusOne = (1ULL << Lg2) - 1; in selectSDiv()
4806 SelectReg, /*IsKill=*/true, AArch64_AM::ASR, Lg2); in selectSDiv()
4808 ResultReg = emitASR_ri(VT, VT, SelectReg, /*IsKill=*/true, Lg2); in selectSDiv()
|
| HD | AArch64ISelLowering.cpp | 7092 unsigned Lg2 = Divisor.countTrailingZeros(); in BuildSDIVPow2() local
7094 SDValue Pow2MinusOne = DAG.getConstant((1ULL << Lg2) - 1, DL, VT); in BuildSDIVPow2()
7110 DAG.getNode(ISD::SRA, DL, VT, CSel, DAG.getConstant(Lg2, DL, MVT::i64)); in BuildSDIVPow2()
|
| /NextBSD/contrib/llvm/lib/Target/PowerPC/ |
| HD | PPCISelLowering.cpp | 10662 unsigned Lg2 = (IsNegPow2 ? -Divisor : Divisor).countTrailingZeros(); in BuildSDIVPow2() local
10663 SDValue ShiftAmt = DAG.getConstant(Lg2, DL, VT); in BuildSDIVPow2()
|