Home
last modified time | relevance | path

Searched refs:IXGBE_RXDCTL (Results 1 – 4 of 4) sorted by relevance

/NextBSD/sys/dev/ixgbe/
HDif_ixgbe.c639 regs_buff[373 + i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i)); in ixgbe_get_regs()
2301 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxr->me)); in ixgbe_setup_vlan_hw_support()
2303 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxr->me), ctrl); in ixgbe_setup_vlan_hw_support()
3431 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxr->me)); in ixgbe_if_init()
3442 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxr->me), rxdctl); in ixgbe_if_init()
3444 if (IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxr->me)) & in ixgbe_if_init()
HDif_ix.c1140 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxr->me)); in ixgbe_init_locked()
1151 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxr->me), rxdctl); in ixgbe_init_locked()
1153 if (IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxr->me)) & in ixgbe_init_locked()
3370 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxr->me)); in ixgbe_setup_vlan_hw_support()
3372 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxr->me), ctrl); in ixgbe_setup_vlan_hw_support()
HDixgbe_common.c1084 reg_val = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i)); in ixgbe_stop_adapter_generic()
1087 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(i), reg_val); in ixgbe_stop_adapter_generic()
HDixgbe_type.h321 #define IXGBE_RXDCTL(_i) (((_i) < 64) ? (0x01028 + ((_i) * 0x40)) : \ macro