Home
last modified time | relevance | path

Searched refs:BitVector (Results 1 – 25 of 135) sorted by relevance

123456

/NextBSD/contrib/llvm/include/llvm/ADT/
HDBitVector.h27 class BitVector {
43 friend class BitVector; variable
51 reference(BitVector &b, unsigned Idx) { in reference()
78 BitVector() : Size(0), Capacity(0) { in BitVector() function
84 explicit BitVector(unsigned s, bool t = false) : Size(s) { in Size()
93 BitVector(const BitVector &RHS) : Size(RHS.size()) { in BitVector() function
105 BitVector(BitVector &&RHS) in BitVector() function
110 ~BitVector() { in ~BitVector()
218 BitVector &set() { in set()
224 BitVector &set(unsigned Idx) { in set()
[all …]
HDSmallBitVector.h94 BitVector *getPointer() const { in getPointer()
96 return reinterpret_cast<BitVector *>(X); in getPointer()
105 void switchToLarge(BitVector *BV) { in switchToLarge()
151 switchToLarge(new BitVector(s, t));
159 switchToLarge(new BitVector(*RHS.getPointer())); in SmallBitVector()
253 BitVector *BV = new BitVector(N, t);
266 BitVector *BV = new BitVector(SmallSize); in reserve()
493 switchToLarge(new BitVector(*RHS.getPointer()));
HDSparseBitVector.h312 const SparseBitVector<ElementSize> *BitVector;
330 if (BitVector->Elements.empty()) {
334 Iter = BitVector->Elements.begin();
362 if (Iter == BitVector->Elements.end()) {
414 SparseBitVectorIterator(): BitVector(NULL) {
419 bool end = false):BitVector(RHS) {
420 Iter = BitVector->Elements.begin();
/NextBSD/contrib/llvm/include/llvm/CodeGen/
HDRegisterScavenging.h63 BitVector RegUnitsAvailable;
67 BitVector KillRegUnits, DefRegUnits;
68 BitVector TmpRegUnits;
115 BitVector getRegsAvailable(const TargetRegisterClass *RC);
162 void setUsed(BitVector &RegUnits) { in setUsed()
165 void setUnused(BitVector &RegUnits) { in setUnused()
174 void addRegUnits(BitVector &BV, unsigned Reg);
181 BitVector &Candidates,
/NextBSD/contrib/llvm/lib/CodeGen/
HDSpillPlacement.h37 class BitVector; variable
53 BitVector *ActiveNodes;
104 void prepare(BitVector &RegBundles);
HDRegisterScavenging.cpp59 BitVector PR = MF.getFrameInfo()->getPristineRegs(MF); in initRegState()
93 void RegScavenger::addRegUnits(BitVector &BV, unsigned Reg) { in addRegUnits()
274 BitVector RegScavenger::getRegsAvailable(const TargetRegisterClass *RC) { in getRegsAvailable()
275 BitVector Mask(TRI->getNumRegs()); in getRegsAvailable()
290 BitVector &Candidates, in findSurvivorReg()
368 BitVector Candidates = in scavengeRegister()
381 BitVector Available = getRegsAvailable(RC); in scavengeRegister()
HDTargetRegisterInfo.cpp132 const TargetRegisterClass *RC, BitVector &R){ in getAllocatableSetForRC()
139 BitVector TargetRegisterInfo::getAllocatableSet(const MachineFunction &MF, in getAllocatableSet()
141 BitVector Allocatable(getNumRegs()); in getAllocatableSet()
155 BitVector Reserved = getReservedRegs(MF); in getAllocatableSet()
HDGlobalMerge.cpp137 const BitVector &GlobalSet, Module &M, bool isConst,
203 BitVector AllGlobals(Globals.size()); in doMerge()
229 BitVector Globals; in doMerge()
371 BitVector AllGlobals(Globals.size()); in doMerge()
388 BitVector PickedGlobals(Globals.size()); in doMerge()
410 const BitVector &GlobalSet, Module &M, bool isConst, in doMerge()
HDStackColoring.cpp97 BitVector Begin;
99 BitVector End;
101 BitVector LiveIn;
103 BitVector LiveOut;
308 BitVector LocalLiveIn; in calculateLocalLiveness()
309 BitVector LocalLiveOut; in calculateLocalLiveness()
346 BitVector LocalEndBegin = BlockInfo.End; in calculateLocalLiveness()
HDCriticalAntiDepBreaker.h44 const BitVector AllocatableSet;
68 BitVector KeepRegs;
HDAggressiveAntiDepBreaker.cpp123 BitVector CPSet = TRI->getAllocatableSet(MF, CriticalPathRCs[i]); in AggressiveAntiDepBreaker()
166 BitVector Pristine = MFI->getPristineRegs(MF); in StartBlock()
505 BitVector AggressiveAntiDepBreaker::GetRenameRegisters(unsigned Reg) { in GetRenameRegisters()
506 BitVector BV(TRI->getNumRegs(), false); in GetRenameRegisters()
523 BitVector RCBV = TRI->getAllocatableSet(MF, RC); in GetRenameRegisters()
560 std::map<unsigned, BitVector> RenameRegisterMap; in FindSuitableFreeRegisters()
571 BitVector BV = GetRenameRegisters(Reg); in FindSuitableFreeRegisters()
572 RenameRegisterMap.insert(std::pair<unsigned, BitVector>(Reg, BV)); in FindSuitableFreeRegisters()
658 BitVector BV = RenameRegisterMap[Reg]; in FindSuitableFreeRegisters()
809 BitVector *ExcludeRegs = nullptr; in BreakAntiDependencies()
HDAggressiveAntiDepBreaker.h121 BitVector CriticalPathSet;
172 BitVector GetRenameRegisters(unsigned Reg);
/NextBSD/contrib/llvm/tools/clang/include/clang/Analysis/Analyses/
HDReachableCode.h24 class BitVector; variable
62 llvm::BitVector &Reachable);
/NextBSD/contrib/llvm/lib/Target/AMDGPU/
HDAMDGPURegisterInfo.h36 BitVector getReservedRegs(const MachineFunction &MF) const override { in getReservedRegs()
37 assert(!"Unimplemented"); return BitVector(); in getReservedRegs()
HDSIRegisterInfo.h27 void reserveRegisterTuples(BitVector &, unsigned Reg) const;
32 BitVector getReservedRegs(const MachineFunction &MF) const override;
HDR600RegisterInfo.cpp28 BitVector R600RegisterInfo::getReservedRegs(const MachineFunction &MF) const { in getReservedRegs()
29 BitVector Reserved(getNumRegs()); in getReservedRegs()
/NextBSD/contrib/llvm/utils/TableGen/
HDCodeGenRegisters.h272 BitVector SubClasses;
298 BitVector TopoSigs;
361 BitVector &Out) const;
372 const BitVector &getSubClasses() const { return SubClasses; } in getSubClasses()
395 const BitVector &getTopoSigs() const { return TopoSigs; } in getTopoSigs()
719 BitVector computeCoveredRegisters(ArrayRef<Record*> Regs);
/NextBSD/contrib/llvm/lib/Target/Mips/
HDMipsDelaySlotFiller.cpp89 bool checkRegDefsUses(BitVector &NewDefs, BitVector &NewUses, unsigned Reg,
93 bool isRegInSet(const BitVector &RegSet, unsigned Reg) const;
96 BitVector Defs, Uses;
327 BitVector CallerSavedRegs(TRI.getNumRegs(), true); in setCallerSaved()
341 BitVector AllocSet = TRI.getAllocatableSet(MF); in setUnallocatableRegs()
364 BitVector NewDefs(TRI.getNumRegs()), NewUses(TRI.getNumRegs()); in update()
380 bool RegDefsUses::checkRegDefsUses(BitVector &NewDefs, BitVector &NewUses, in checkRegDefsUses()
393 bool RegDefsUses::isRegInSet(const BitVector &RegSet, unsigned Reg) const { in isRegInSet()
/NextBSD/contrib/llvm/tools/clang/lib/Analysis/
HDReachableCode.cpp268 llvm::BitVector &Reachable, in scanFromBlock()
335 llvm::BitVector &Reachable) { in scanMaybeReachableFromBlock()
345 llvm::BitVector Visited;
346 llvm::BitVector &Reachable;
356 DeadCodeScan(llvm::BitVector &reachable, Preprocessor &PP) in DeadCodeScan()
633 llvm::BitVector &Reachable) { in ScanReachableFromBlock()
646 llvm::BitVector reachable(cfg->getNumBlockIDs()); in FindUnreachableCode()
/NextBSD/contrib/llvm/lib/Target/WebAssembly/
HDWebAssemblyRegisterInfo.cpp45 BitVector
47 BitVector Reserved(getNumRegs()); in getReservedRegs()
/NextBSD/contrib/llvm/lib/Target/Hexagon/
HDHexagonGenInsert.cpp79 struct RegisterSet : private BitVector {
80 RegisterSet() : BitVector() {} in RegisterSet()
81 explicit RegisterSet(unsigned s, bool t = false) : BitVector(s, t) {} in RegisterSet()
82 RegisterSet(const RegisterSet &RS) : BitVector(RS) {} in RegisterSet()
84 using BitVector::clear;
87 int First = BitVector::find_first(); in find_first()
94 int Next = BitVector::find_next(v2x(Prev)); in find_next()
103 return static_cast<RegisterSet&>(BitVector::set(Idx)); in insert()
109 return static_cast<RegisterSet&>(BitVector::reset(Idx)); in remove()
113 return static_cast<RegisterSet&>(BitVector::operator|=(Rs)); in insert()
[all …]
/NextBSD/contrib/llvm/lib/Target/NVPTX/
HDNVPTXRegisterInfo.cpp86 BitVector NVPTXRegisterInfo::getReservedRegs(const MachineFunction &MF) const { in getReservedRegs()
87 BitVector Reserved(getNumRegs()); in getReservedRegs()
/NextBSD/contrib/llvm/lib/Target/BPF/
HDBPFRegisterInfo.cpp37 BitVector BPFRegisterInfo::getReservedRegs(const MachineFunction &MF) const { in getReservedRegs()
38 BitVector Reserved(getNumRegs()); in getReservedRegs()
/NextBSD/contrib/llvm/include/llvm/Target/
HDTargetFrameLowering.h22 class BitVector; variable
237 virtual void determineCalleeSaves(MachineFunction &MF, BitVector &SavedRegs,
/NextBSD/contrib/llvm/lib/Transforms/Utils/
HDCtorUtils.cpp30 void removeGlobalCtors(GlobalVariable *GCL, const BitVector &CtorsToRemove) { in removeGlobalCtors()
134 BitVector CtorsToRemove(NumCtors); in optimizeGlobalCtorsList()

123456