Home
last modified time | relevance | path

Searched defs:TRC (Results 1 – 25 of 26) sorted by relevance

12

/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/
HDA15SDOptimizer.cpp133 const TargetRegisterClass *TRC) { in usesRegClass()
270 const TargetRegisterClass *TRC = in optimizeSDPattern() local
435 const TargetRegisterClass *TRC) { in createExtractSubreg()
HDARMLoadStoreOptimizer.cpp2330 const TargetRegisterClass *TRC = TII->getRegClass(MCID, 0, TRI, *MF); in RescheduleOps() local
HDARMBaseInstrInfo.cpp3299 const TargetRegisterClass *TRC = MRI->getRegClass(Reg); in FoldImmediate() local
HDARMISelLowering.cpp9505 const TargetRegisterClass *TRC = isThumb ? &ARM::tGPRRegClass in SetupEntryBlockForSjLj() local
9619 const TargetRegisterClass *TRC = Subtarget->isThumb() ? &ARM::tGPRRegClass in EmitSjLjDispatchBlock() local
10172 const TargetRegisterClass *TRC = nullptr; in EmitStructByval() local
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/
HDWebAssemblyAsmPrinter.cpp59 const TargetRegisterClass *TRC = MRI->getRegClass(RegNo); in getRegType() local
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
HDInstrEmitter.cpp499 const TargetRegisterClass *TRC = in EmitSubregNode() local
654 const TargetRegisterClass *TRC = MRI->getRegClass(SubReg); in EmitRegSequence() local
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/
HDMachineRegisterInfo.cpp502 const TargetRegisterClass &TRC = *getRegClass(Reg); in getMaxLaneMaskForVReg() local
HDRegAllocPBQP.cpp604 const TargetRegisterClass *TRC = MRI.getRegClass(VReg); in initializeGraph() local
HDLiveDebugVariables.cpp1204 const TargetRegisterClass *TRC = MRI.getRegClass(VirtReg); in rewriteLocations() local
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
HDMachineIRBuilder.h72 DstOp(const TargetRegisterClass *TRC) : RC(TRC), Ty(DstType::Ty_RC) {} in DstOp()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/
HDX86AvoidStoreForwardingBlocks.cpp566 auto TRC = TII->getRegClass(TII->get(LoadInst->getOpcode()), 0, TRI, in getRegSizeInBytes() local
/freebsd-11-stable/usr.sbin/lpr/lpd/
HDprintjob.c1500 #define TRC(q) (((q)-' ')&0177) macro
/freebsd-11-stable/contrib/llvm-project/clang/include/clang/AST/
HDASTNodeTraverser.h387 if (const Expr *TRC = D->getTrailingRequiresClause()) in VisitFunctionDecl() local
HDDecl.h2385 if (auto *TRC = getTrailingRequiresClause()) in getAssociatedConstraints() local
/freebsd-11-stable/contrib/llvm-project/clang/lib/Sema/
HDSemaTemplateVariadic.cpp940 if (Expr *TRC = D.getTrailingRequiresClause()) in containsUnexpandedParameterPacks() local
HDSemaLookup.cpp5137 TypoDiagnosticGenerator TDG, TypoRecoveryCallback TRC, CorrectTypoKind Mode, in CorrectTypoDelayed()
5505 TypoRecoveryCallback TRC) { in createDelayedTypo()
HDTreeTransform.h11799 if (Expr *TRC = E->getCallOperator()->getTrailingRequiresClause()) in TransformLambdaExpr() local
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
HDSIInstrInfo.h1055 const TargetRegisterClass &TRC, in isOfRegClass()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
HDPPCMIPeephole.cpp776 const TargetRegisterClass *TRC = MI.getOpcode() == PPC::ADD8 in simplifyCode() local
HDPPCISelDAGToDAG.cpp321 const TargetRegisterClass *TRC = TRI->getPointerRegClass(*MF, /*Kind=*/1); in SelectInlineAsmMemoryOperand() local
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/
HDSystemZISelDAGToDAG.cpp1669 const TargetRegisterClass *TRC = in SelectInlineAsmMemoryOperand() local
/freebsd-11-stable/contrib/llvm-project/clang/lib/AST/
HDDeclTemplate.cpp207 if (const Expr *TRC = FD->getTrailingRequiresClause()) in getAssociatedConstraints() local
/freebsd-11-stable/contrib/llvm-project/clang/include/clang/Sema/
HDDeclSpec.h2441 void setTrailingRequiresClause(Expr *TRC) { in setTrailingRequiresClause()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
HDAArch64ISelDAGToDAG.cpp316 const TargetRegisterClass *TRC = TRI->getPointerRegClass(*MF); in SelectInlineAsmMemoryOperand() local
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/
HDHexagonInstrInfo.cpp1987 const TargetRegisterClass *TRC; in createVR() local

12