| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/ |
| HD | SIDefinesUtils.h | 28 unsigned Shift = 0; in getShiftMask() local 45 uint32_t Shift, MCContext &Ctx) { in maskShiftSet() 64 uint32_t Shift, MCContext &Ctx) { in maskShiftGet()
|
| HD | AMDKernelCodeTInfo.h | 52 #define PRINTCOMP(GetMacro, Shift) \ argument 60 #define PARSECOMP(SetMacro, Shift) \ argument 72 #define COMPPGM(name, aname, GetMacro, SetMacro, Shift) \ argument
|
| HD | AMDGPUAsmUtils.h | 38 unsigned Shift; member
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Support/ |
| HD | ScaledNumber.cpp | 48 int Shift = 64 - LeadingZeros; in multiply64() local 64 int Shift = 0; in divide32() local 86 int Shift = 0; in divide64() local 169 int Shift = 63 - (NewE - E); in toStringAPFloat() local 214 if (int Shift = std::min(int16_t(countLeadingZeros64(D)), E)) { in toString() local
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| HD | AMDGPUMCKernelDescriptor.cpp | 83 uint32_t Shift, uint32_t Mask, in bits_set() 92 const MCExpr *MCKernelDescriptor::bits_get(const MCExpr *Src, uint32_t Shift, in bits_get()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/include/llvm/Support/ |
| HD | LEB128.h | 136 unsigned Shift = 0; variable 170 unsigned Shift = 0; variable
|
| HD | ScaledNumber.h | 88 int Shift = llvm::bit_width(Digits) - Width; variable 701 static ScaledNumber adjustToWidth(uint64_t N, int32_t Shift) { in adjustToWidth() 834 template <class DigitsT> void ScaledNumber<DigitsT>::shiftLeft(int32_t Shift) { in shiftLeft() 864 template <class DigitsT> void ScaledNumber<DigitsT>::shiftRight(int32_t Shift) { in shiftRight()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/include/llvm/ADT/ |
| HD | PointerEmbeddedInt.h | 44 Shift = sizeof(uintptr_t) * CHAR_BIT - Bits, enumerator
|
| HD | bit.h | 160 T Shift = std::numeric_limits<T>::digits >> 1; in count() local
|
| /freebsd-14-stable/contrib/llvm-project/llvm/include/llvm/MC/ |
| HD | MCELFExtras.h | 31 const int Shift = llvm::countr_zero(OffsetMask); in encodeCrel() local
|
| /freebsd-14-stable/contrib/llvm-project/clang/include/clang/Basic/ |
| HD | OperatorPrecedence.h | 39 Shift = 12, // <<, >> enumerator
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| HD | AArch64ExpandImm.cpp | 490 unsigned Shift = 0; // LSL amount for high bits with MOVZ/MOVN in expandMOVImmSimple() local 541 for (unsigned Shift = 0; Shift < BitSize; Shift += 16) { in expandMOVImm() local 584 for (unsigned Shift = 0; Shift < BitSize; Shift += 16) { in expandMOVImm() local
|
| HD | AArch64ISelDAGToDAG.cpp | 73 bool SelectArithShiftedRegister(SDValue N, SDValue &Reg, SDValue &Shift) { in SelectArithShiftedRegister() 76 bool SelectLogicalShiftedRegister(SDValue N, SDValue &Reg, SDValue &Shift) { in SelectLogicalShiftedRegister() 255 bool SelectSVEAddSubImm(SDValue N, SDValue &Imm, SDValue &Shift) { in SelectSVEAddSubImm() 260 bool SelectSVEAddSubSSatImm(SDValue N, SDValue &Imm, SDValue &Shift) { in SelectSVEAddSubSSatImm() 265 bool SelectSVECpyDupImm(SDValue N, SDValue &Imm, SDValue &Shift) { in SelectSVECpyDupImm() 593 SDValue &Shift) { in SelectArithImmed() 623 SDValue &Shift) { in SelectNegArithImmed() 727 SDValue &Shift) { in SelectShiftedRegisterFromAnd() 883 SDValue &Reg, SDValue &Shift) { in SelectShiftedRegister() 939 SDValue &Shift) { in SelectArithExtendedRegister() [all …]
|
| HD | AArch64RedundantCopyElimination.cpp | 197 int32_t Shift = PredI.getOperand(3).getImm(); in knownRegValInBlock() local
|
| /freebsd-14-stable/contrib/llvm-project/compiler-rt/lib/gwp_asan/ |
| HD | stack_trace_compressor.cpp | 37 uint8_t Shift = 0; in varIntDecode() local
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| HD | HexagonMCCodeEmitter.cpp | 599 unsigned Shift = HexagonMCInstrInfo::getExtentAlignment(MCII, MI); in getExprOpValue() local 640 unsigned Shift = HexagonMCInstrInfo::getExtentAlignment(MCII, MI); in getExprOpValue() local
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| HD | SIProgramInfo.cpp | 151 static const MCExpr *MaskShift(const MCExpr *Val, uint32_t Mask, uint32_t Shift, in MaskShift()
|
| /freebsd-14-stable/contrib/llvm-project/clang/include/clang/Tooling/ASTDiff/ |
| HD | ASTDiff.h | 40 int Depth, Height, Shift = 0; member
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
| HD | MicroMipsSizeReduction.cpp | 58 uint8_t Shift; // Shift value member 105 uint8_t Shift() const { return Imm.Shift; } in Shift() function 327 static bool InRange(int64_t Value, unsigned short Shift, int LBound, in InRange()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
| HD | IntegerDivision.cpp | 35 ConstantInt *Shift = Builder.getIntN(BitWidth, BitWidth - 1); in generateSignedRemainderCode() local 104 ConstantInt *Shift = Builder.getIntN(BitWidth, BitWidth - 1); in generateSignedDivisionCode() local
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| HD | AArch64AddressingModes.h | 832 for (int Shift = 0; Shift <= RegWidth - 16; Shift += 16) in isAnyMOVZMovAlias() local 839 inline static bool isMOVZMovAlias(uint64_t Value, int Shift, int RegWidth) { in isMOVZMovAlias() 850 inline static bool isMOVNMovAlias(uint64_t Value, int Shift, int RegWidth) { in isMOVNMovAlias()
|
| HD | AArch64InstPrinter.cpp | 325 int Shift = MI->getOperand(2).getImm(); in printInst() local 338 int Shift = MI->getOperand(2).getImm(); in printInst() local 871 unsigned Shift = MI->getOperand(4).getImm(); // encoded in "S". in printRangePrefetchAlias() local 1220 unsigned Shift = in printAddSubImm() local 2040 unsigned Shift = MI->getOperand(OpNum + 1).getImm(); in printImm8OptLsl() local
|
| /freebsd-14-stable/contrib/libarchive/libarchive/ |
| HD | archive_ppmd_private.h | 108 Byte Shift; /* Speed of Freq change; low Shift is for fast change */ member
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/M68k/ |
| HD | M68kFrameLowering.cpp | 841 unsigned Shift = MRI.getSpillRegisterOrder(Reg); in spillCalleeSavedRegisters() local 876 unsigned Shift = MRI.getSpillRegisterOrder(Reg); in restoreCalleeSavedRegisters() local
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| HD | InstCombinePHI.cpp | 1039 unsigned Shift; // The amount shifted. member 1057 unsigned Shift; // The amount shifted. member 1169 unsigned Shift = cast<ConstantInt>(UserI->getOperand(1))->getZExtValue(); in SliceUpIllegalIntegerPHI() local
|