| /openbsd/src/gnu/llvm/llvm/utils/TableGen/ |
| D | CodeGenDAGPatterns.h | 702 ValueTypeByHwMode getType(unsigned ResNo) const { in getType()
706 const TypeSetByHwMode &getExtType(unsigned ResNo) const { in getExtType()
709 TypeSetByHwMode &getExtType(unsigned ResNo) { return Types[ResNo]; } in getExtType()
710 void setType(unsigned ResNo, const TypeSetByHwMode &T) { Types[ResNo] = T; } in setType()
711 MVT::SimpleValueType getSimpleType(unsigned ResNo) const { in getSimpleType()
715 bool hasConcreteType(unsigned ResNo) const { in hasConcreteType()
718 bool isTypeCompletelyUnknown(unsigned ResNo, TreePattern &TP) const { in isTypeCompletelyUnknown()
723 unsigned getResultIndex(unsigned ResNo) const { return ResultPerm[ResNo]; } in getResultIndex()
724 void setResultIndex(unsigned ResNo, unsigned RI) { ResultPerm[ResNo] = RI; } in setResultIndex()
987 inline bool TreePatternNode::UpdateNodeType(unsigned ResNo, in UpdateNodeType()
[all …]
|
| D | CodeGenDAGPatterns.cpp | 1614 unsigned &ResNo) { in getOperandNum()
1644 unsigned ResNo = 0; // The result number being referenced. in ApplyTypeConstraint() local
1751 bool TreePatternNode::UpdateNodeTypeFromInst(unsigned ResNo, in UpdateNodeTypeFromInst()
2234 static TypeSetByHwMode getImplicitType(Record *R, unsigned ResNo, in getImplicitType()
2579 for (unsigned ResNo = 0; ResNo != NumResultsToAdd; ++ResNo) in ApplyTypeConstraints() local
2585 unsigned ResNo = NumResultsToAdd; in ApplyTypeConstraints() local
|
| D | DAGISelMatcherGen.cpp | 1080 for (unsigned ResNo = 0; ResNo < Pattern.getDstPattern()->getNumResults(); in EmitResultCode() local
|
| D | DAGISelMatcher.h | 499 unsigned ResNo; variable
|
| /openbsd/src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| D | SDNodeDbgValue.h | 71 static SDDbgOperand fromNode(SDNode *Node, unsigned ResNo) { in fromNode()
106 unsigned ResNo; ///< Valid for expressions. member
|
| D | LegalizeTypesGeneric.cpp | 34 void DAGTypeLegalizer::ExpandRes_MERGE_VALUES(SDNode *N, unsigned ResNo, in ExpandRes_MERGE_VALUES()
500 void DAGTypeLegalizer::SplitRes_MERGE_VALUES(SDNode *N, unsigned ResNo, in SplitRes_MERGE_VALUES()
|
| D | LegalizeFloatTypes.cpp | 51 void DAGTypeLegalizer::SoftenFloatResult(SDNode *N, unsigned ResNo) { in SoftenFloatResult()
218 unsigned ResNo) { in SoftenFloatRes_MERGE_VALUES()
256 SDValue DAGTypeLegalizer::SoftenFloatRes_EXTRACT_VECTOR_ELT(SDNode *N, unsigned ResNo) { in SoftenFloatRes_EXTRACT_VECTOR_ELT()
1187 void DAGTypeLegalizer::ExpandFloatResult(SDNode *N, unsigned ResNo) { in ExpandFloatResult()
2227 void DAGTypeLegalizer::PromoteFloatResult(SDNode *N, unsigned ResNo) { in PromoteFloatResult()
2594 void DAGTypeLegalizer::SoftPromoteHalfResult(SDNode *N, unsigned ResNo) { in SoftPromoteHalfResult()
|
| D | LegalizeIntegerTypes.cpp | 40 void DAGTypeLegalizer::PromoteIntegerResult(SDNode *N, unsigned ResNo) { in PromoteIntegerResult()
290 unsigned ResNo) { in PromoteIntRes_MERGE_VALUES()
334 unsigned ResNo) { in PromoteIntRes_AtomicCmpSwap()
1103 SDValue DAGTypeLegalizer::PromoteIntRes_SADDSUBO(SDNode *N, unsigned ResNo) { in PromoteIntRes_SADDSUBO()
1420 SDValue DAGTypeLegalizer::PromoteIntRes_UADDSUBO(SDNode *N, unsigned ResNo) { in PromoteIntRes_UADDSUBO()
1451 SDValue DAGTypeLegalizer::PromoteIntRes_ADDSUBCARRY(SDNode *N, unsigned ResNo) { in PromoteIntRes_ADDSUBCARRY()
1481 unsigned ResNo) { in PromoteIntRes_SADDSUBO_CARRY()
1504 SDValue DAGTypeLegalizer::PromoteIntRes_XMULO(SDNode *N, unsigned ResNo) { in PromoteIntRes_XMULO()
2386 void DAGTypeLegalizer::ExpandIntegerResult(SDNode *N, unsigned ResNo) { in ExpandIntegerResult()
|
| D | LegalizeTypes.cpp | 979 SDValue DAGTypeLegalizer::DisintegrateMERGE_VALUES(SDNode *N, unsigned ResNo) { in DisintegrateMERGE_VALUES()
|
| D | LegalizeVectorTypes.cpp | 40 void DAGTypeLegalizer::ScalarizeVectorResult(SDNode *N, unsigned ResNo) { in ScalarizeVectorResult()
263 unsigned ResNo) { in ScalarizeVecRes_OverflowOp()
301 unsigned ResNo) { in ScalarizeVecRes_MERGE_VALUES()
932 void DAGTypeLegalizer::SplitVectorResult(SDNode *N, unsigned ResNo) { in SplitVectorResult()
1664 void DAGTypeLegalizer::SplitVecRes_OverflowOp(SDNode *N, unsigned ResNo, in SplitVecRes_OverflowOp()
3856 void DAGTypeLegalizer::WidenVectorResult(SDNode *N, unsigned ResNo) { in WidenVectorResult()
4471 SDValue DAGTypeLegalizer::WidenVecRes_OverflowOp(SDNode *N, unsigned ResNo) { in WidenVecRes_OverflowOp()
4788 SDValue DAGTypeLegalizer::WidenVecRes_MERGE_VALUES(SDNode *N, unsigned ResNo) { in WidenVecRes_MERGE_VALUES()
|
| D | ScheduleDAGSDNodes.cpp | 125 unsigned ResNo = User->getOperand(2).getResNo(); in CheckForPhysRegDependency() local
|
| D | InstrEmitter.cpp | 84 void InstrEmitter::EmitCopyFromReg(SDNode *Node, unsigned ResNo, bool IsClone, in EmitCopyFromReg()
|
| D | TargetLowering.cpp | 5388 unsigned ResNo = 0; // ResNo - The result number of the next output. in ParseConstraints() local
|
| /openbsd/src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/ |
| D | InlineAsmLowering.cpp | 290 unsigned ResNo = 0; // ResNo - The result number of the next output. in lowerInlineAsm() local
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 15358 unsigned ResNo = Op0.getResNo(); in PerformExtractEltToVMOVRRD() local
16306 unsigned ResNo = UI.getUse().getResNo(); in CombineVLDDUP() local
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.cpp | 13175 unsigned ResNo = User->getOperand(Op).getResNo(); in checkForPhysRegDependency() local
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 45193 unsigned ResNo = InputVector.getResNo(); in combineExtractVectorElt() local
|