Searched defs:RegisterVT (Results 1 – 13 of 13) sorted by relevance
| /freebsd-head/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| HD | WebAssemblyMachineFunctionInfo.cpp | 51 MVT RegisterVT = TLI.getRegisterType(Ctx, VT); in computeLegalValueVTs() local
|
| /freebsd-head/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| HD | FunctionLoweringInfo.cpp | 388 MVT RegisterVT = TLI->getRegisterType(Ty->getContext(), ValueVT); in CreateRegs() local
|
| HD | SelectionDAGBuilder.cpp | 356 MVT RegisterVT; in getCopyFromPartsVector() local
761 MVT RegisterVT; in getCopyToPartsVector() local
865 MVT RegisterVT = in RegsForValue() local
894 MVT RegisterVT = isABIMangled() in getCopyFromRegs() local
977 MVT RegisterVT = isABIMangled() in getCopyToRegs() local
1062 MVT RegisterVT = RegVTs[Value]; in AddInlineAsmOperands() local
1079 MVT RegisterVT = std::get<1>(CountAndVT); in getRegsAndSizes() local
10816 MVT RegisterVT = getRegisterType(CLI.RetTy->getContext(), RetVT); in LowerCallTo() local
10882 MVT RegisterVT = getRegisterTypeForCallingConv(CLI.RetTy->getContext(), in LowerCallTo() local
11166 MVT RegisterVT = getRegisterTypeForCallingConv(CLI.RetTy->getContext(), in LowerCallTo() local
[all …]
|
| HD | FastISel.cpp | 1015 MVT RegisterVT = TLI.getRegisterType(CLI.RetTy->getContext(), VT); in lowerCallTo() local
|
| HD | SelectionDAG.cpp | 2477 MVT RegisterVT; in getReducedAlign() local
|
| /freebsd-head/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| HD | SystemZISelLowering.h | 443 std::optional<MVT> RegisterVT) const override { in getNumRegisters()
|
| /freebsd-head/contrib/llvm-project/llvm/lib/CodeGen/ |
| HD | TargetLoweringBase.cpp | 1065 MVT &RegisterVT, in getVectorTypeBreakdownMVT()
1451 MVT RegisterVT; in computeRegisterProperties() local
|
| /freebsd-head/contrib/llvm-project/llvm/lib/Target/X86/ |
| HD | X86ISelLoweringCall.cpp | 110 MVT RegisterVT; in getRegisterTypeForCallingConv() local
144 MVT RegisterVT; in getNumRegistersForCallingConv() local
|
| /freebsd-head/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| HD | TargetLowering.h | 1181 unsigned &NumIntermediates, MVT &RegisterVT) const { in getVectorTypeBreakdownForCallingConv()
1722 MVT RegisterVT; in getRegisterType() local
|
| /freebsd-head/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| HD | NVPTXISelLowering.cpp | 3141 std::optional<MVT> RegisterVT = std::nullopt) const { in getNumRegisters()
|
| /freebsd-head/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| HD | AMDGPUISelLowering.cpp | 1191 MVT RegisterVT = getRegisterTypeForCallingConv(Ctx, CC, ArgVT); in analyzeFormalArgumentsCompute() local
|
| /freebsd-head/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| HD | RISCVISelLowering.cpp | 22079 MVT RegisterVT = OutArg.VT; in constructArgInfos() local
22112 MVT RegisterVT = in constructArgInfos() local
22126 MVT RegisterVT = in constructArgInfos() local
|
| /freebsd-head/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| HD | AArch64ISelLowering.cpp | 28632 MVT RegisterVT; in getRegisterTypeForCallingConv() local
|