| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| HD | AArch64MachineScheduler.cpp | 36 static bool mayOverlapWrite(const MachineInstr &MI0, const MachineInstr &MI1, in mayOverlapWrite()
|
| HD | AArch64CollectLOH.cpp | 281 const MachineInstr *MI1; ///< Second instruction involved in the LOH member
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
| HD | MicroMipsSizeReduction.cpp | 398 static bool ConsecutiveInstr(MachineInstr *MI1, MachineInstr *MI2) { in ConsecutiveInstr()
464 MachineInstr *MI1 = Arguments->MI; in ReduceXWtoXWP() local
621 MachineInstr *MI1 = Arguments->MI; in ReduceMoveToMovep() local
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| HD | DFAPacketizer.cpp | 272 bool VLIWPacketizerList::alias(const MachineInstr &MI1, in alias()
|
| HD | TargetInstrInfo.cpp | 429 const MachineInstr &MI1, in produceSameValue()
841 MachineInstr *MI1 = nullptr; in hasReassociableOperands() local
861 MachineInstr *MI1 = MRI.getUniqueVRegDef(Inst.getOperand(1).getReg()); in hasReassociableSibling() local
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| HD | X86OptimizeLEAs.cpp | 397 int64_t X86OptimizeLEAPass::getAddrDispShift(const MachineInstr &MI1, in getAddrDispShift()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| HD | RISCVInstrInfo.cpp | 1822 MachineInstr *MI1 = MRI.getUniqueVRegDef(Inst.getOperand(2).getReg()); in hasReassociableVectorSibling() local
1851 MachineInstr *MI1 = nullptr; in hasReassociableOperands() local
2657 static bool memOpsHaveSameBasePtr(const MachineInstr &MI1, in memOpsHaveSameBasePtr()
3873 bool RISCV::hasEqualFRM(const MachineInstr &MI1, const MachineInstr &MI2) { in hasEqualFRM()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| HD | LoadStoreOpt.cpp | 104 bool GISelAddressing::aliasIsKnownForLoadStore(const MachineInstr &MI1, in aliasIsKnownForLoadStore()
|
| HD | CombinerHelper.cpp | 5683 static bool hasMoreUses(const MachineInstr &MI0, const MachineInstr &MI1, in hasMoreUses()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| HD | HexagonSubtarget.cpp | 264 MachineInstr &MI1 = *SU.getInstr(); in apply() local
|
| HD | HexagonVLIWPacketizer.cpp | 967 bool HexagonPacketizerList::arePredicatesComplements(MachineInstr &MI1, in arePredicatesComplements()
|
| HD | HexagonInstrInfo.cpp | 2687 bool HexagonInstrInfo::isToBeScheduledASAP(const MachineInstr &MI1, in isToBeScheduledASAP()
3063 bool HexagonInstrInfo::addLatencyToSchedule(const MachineInstr &MI1, in addLatencyToSchedule()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AVR/ |
| HD | AVRExpandPseudoInsts.cpp | 1646 auto MI1 = in expandLSLW4Rd() local
1732 auto MI1 = in expandLSLW12Rd() local
1844 auto MI1 = in expandLSRW4Rd() local
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| HD | SIFixSGPRCopies.cpp | 473 MachineInstr *MI1 = *I1; in hoistAndMergeSGPRInits() local
|
| HD | GCNHazardRecognizer.cpp | 2225 const MachineInstr *MI1; in checkMAIHazards90A() local
|
| HD | SIInstrInfo.cpp | 518 static bool memOpsHaveSameBasePtr(const MachineInstr &MI1, in memOpsHaveSameBasePtr()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| HD | ARMBaseInstrInfo.cpp | 1862 const MachineInstr &MI1, in produceSameValue()
|