Searched defs:Incr (Results 1 – 12 of 12) sorted by relevance
| /openbsd/src/gnu/llvm/llvm/lib/Target/ARC/ |
| D | ARCOptAddrMode.cpp | 232 int64_t Incr; in tryToCombine() local
354 MachineOperand &Incr, unsigned BaseReg) { in canFixPastUses()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Mips/ |
| D | MipsExpandPseudo.cpp | 412 Register Incr = I->getOperand(2).getReg(); in expandAtomicBinOpSubword() local
634 Register Incr = I->getOperand(2).getReg(); in expandAtomicBinOp() local
|
| D | MipsISelLowering.cpp | 1555 Register Incr = MI.getOperand(2).getReg(); in emitAtomicBinary() local
1666 Register Incr = MI.getOperand(2).getReg(); in emitAtomicBinaryPartword() local
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| D | HexagonVLIWPacketizer.cpp | 536 int Incr; in updateOffset() local
|
| /openbsd/src/gnu/llvm/llvm/lib/Transforms/Scalar/ |
| D | IndVarSimplify.cpp | 227 auto *Incr = dyn_cast<BinaryOperator>(PN->getIncomingValue(BackEdge)); in handleFloatingPointIV() local
|
| D | LoopStrengthReduce.cpp | 2198 BinaryOperator *Incr = in OptimizeShadowIV() local
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/RISCV/ |
| D | RISCVInstrInfo.cpp | 426 int I = 0, End = NF, Incr = 1; in copyPhysReg() local
|
| D | RISCVISelLowering.cpp | 13846 IRBuilderBase &Builder, AtomicRMWInst *AI, Value *AlignedAddr, Value *Incr, in emitMaskedAtomicRMWIntrinsic()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 3438 int SubReg = 0, End = NumRegs, Incr = 1; in copyPhysRegTuple() local
|
| /openbsd/src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| D | TargetLowering.h | 2015 Value *AlignedAddr, Value *Incr, in emitMaskedAtomicRMWIntrinsic()
|
| /openbsd/src/gnu/llvm/llvm/lib/Frontend/OpenMP/ |
| D | OMPIRBuilder.cpp | 2053 Value *Incr = Step; in createCanonicalLoop() local
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 18389 IRBuilderBase &Builder, AtomicRMWInst *AI, Value *AlignedAddr, Value *Incr, in emitMaskedAtomicRMWIntrinsic()
|