Home
last modified time | relevance | path

Searched defs:CondReg (Results 1 – 20 of 20) sorted by relevance

/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/X86/
HDX86FlagsCopyLowering.cpp753 unsigned &CondReg = CondRegs[Cond]; in getCondOrInverseInReg() local
783 unsigned &CondReg = CondRegs[Cond]; in rewriteSetCC() local
826 unsigned &CondReg = CondRegs[Cond]; in rewriteArithmetic() local
900 unsigned CondReg; in rewriteMI() local
HDX86FastISel.cpp2111 Register CondReg = getRegForValue(Cond); in X86FastEmitCMoveSelect() local
2312 Register CondReg = getRegForValue(Cond); in X86FastEmitPseudoSelect() local
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
HDSIPreEmitPeephole.cpp90 const unsigned CondReg = TRI->getVCC(); in optimizeVccBranch() local
HDSIOptimizeExecMaskingPreRA.cpp39 MCRegister CondReg; member in __anon1155d0030111::SIOptimizeExecMaskingPreRA
HDSIInstrInfo.cpp3142 static void preserveCondRegFlags(MachineOperand &CondReg, in preserveCondRegFlags()
3197 MachineOperand &CondReg = CondBr->getOperand(1); in insertBranch() local
6281 Register CondReg; in emitLoadScalarOpsFromVGPRLoop() local
7138 Register CondReg = Inst.getOperand(1).getReg(); in moveToVALUImpl() local
7296 Register CondReg = MRI.createVirtualRegister(RI.getWaveMaskRegClass()); in moveToVALUImpl() local
7555 Register CondReg = Cond.getReg(); in lowerSelect() local
HDAMDGPURegisterBankInfo.cpp861 Register CondReg; in executeInWaterfallLoop() local
2364 Register CondReg = MI.getOperand(0).getReg(); in applyMappingImpl() local
HDAMDGPUMachineCFGStructurizer.cpp1846 Register CondReg = Cond[0].getReg(); in ensureCondIsNotKilled() local
HDAMDGPUISelDAGToDAG.cpp2484 Register CondReg = UseSCCBr ? AMDGPU::SCC : TRI->getVCC(); in SelectBRCOND() local
HDAMDGPUInstructionSelector.cpp2829 Register CondReg = CondOp.getReg(); in selectG_BRCOND() local
HDSIISelLowering.cpp4476 Register CondReg = MRI.createVirtualRegister(BoolRC); in emitLoadM0FromVGPRLoop() local
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/
HDWebAssemblyFastISel.cpp916 unsigned CondReg = in selectSelect() local
1321 unsigned CondReg = getRegForI1Value(Br->getCondition(), Br->getParent(), Not); in selectBr() local
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/Mips/
HDMipsFastISel.cpp961 Register CondReg = getRegForValue(BI->getCondition()); in selectBranch() local
1040 Register CondReg = getRegForValue(Cond); in selectSelect() local
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
HDAArch64FastISel.cpp2476 Register CondReg = getRegForValue(BI->getCondition()); in selectBranch() local
2490 Register CondReg = getRegForValue(BI->getCondition()); in selectBranch() local
2716 Register CondReg = getRegForValue(Cond); in selectSelect() local
2765 Register CondReg = getRegForValue(Cond); in selectSelect() local
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/ARM/
HDARMInstructionSelector.cpp776 auto CondReg = MIB.getReg(1); in selectSelect() local
HDARMFastISel.cpp1610 Register CondReg = getRegForValue(I->getOperand(0)); in SelectSelect() local
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/
HDRISCVInstructionSelector.cpp444 static void getOperandsForBranch(Register CondReg, MachineRegisterInfo &MRI, in getOperandsForBranch()
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/X86/GISel/
HDX86InstructionSelector.cpp1493 const Register CondReg = I.getOperand(0).getReg(); in selectCondBranch() local
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
HDPPCFastISel.cpp785 Register CondReg = createResultReg(&PPC::CRRCRegClass); in SelectBranch() local
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
HDAArch64InstructionSelector.cpp1816 Register CondReg = I.getOperand(0).getReg(); in selectCompareBranch() local
3414 const Register CondReg = Sel.getCondReg(); in select() local
/freebsd-14-stable/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
HDLegalizerHelper.cpp6243 Register CondReg = MI.getOperand(1).getReg(); in narrowScalarSelect() local