1 /***********************license start*************** 2 * SPDX-License-Identifier: BSD-3-Clause 3 * 4 * Copyright (c) 2003-2008 Cavium Networks (support@cavium.com). All rights 5 * reserved. 6 * 7 * 8 * Redistribution and use in source and binary forms, with or without 9 * modification, are permitted provided that the following conditions are 10 * met: 11 * 12 * * Redistributions of source code must retain the above copyright 13 * notice, this list of conditions and the following disclaimer. 14 * 15 * * Redistributions in binary form must reproduce the above 16 * copyright notice, this list of conditions and the following 17 * disclaimer in the documentation and/or other materials provided 18 * with the distribution. 19 * 20 * * Neither the name of Cavium Networks nor the names of 21 * its contributors may be used to endorse or promote products 22 * derived from this software without specific prior written 23 * permission. 24 * 25 * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS" 26 * AND WITH ALL FAULTS AND CAVIUM NETWORKS MAKES NO PROMISES, REPRESENTATIONS 27 * OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH 28 * RESPECT TO THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY 29 * REPRESENTATION OR DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT 30 * DEFECTS, AND CAVIUM SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES 31 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR 32 * PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET 33 * POSSESSION OR CORRESPONDENCE TO DESCRIPTION. THE ENTIRE RISK ARISING OUT 34 * OF USE OR PERFORMANCE OF THE SOFTWARE LIES WITH YOU. 35 * 36 * 37 * For any questions regarding licensing please contact marketing@caviumnetworks.com 38 * 39 ***********************license end**************************************/ 40 41 #ifndef _CVMX_CONFIG_H 42 #define _CVMX_CONFIG_H 43 44 #include "opt_cvmx.h" 45 46 #include <sys/types.h> 47 #include <sys/param.h> 48 #include <sys/systm.h> 49 #include <sys/mbuf.h> 50 51 #include <vm/vm.h> 52 #include <vm/pmap.h> 53 54 #include <machine/stdarg.h> 55 56 #define asm __asm 57 58 #define CVMX_DONT_INCLUDE_CONFIG 59 60 /* Define to enable the use of simple executive packet output functions. 61 ** For packet I/O setup enable the helper functions below. 62 */ 63 #define CVMX_ENABLE_PKO_FUNCTIONS 64 65 /* Define to enable the use of simple executive helper functions. These 66 ** include many hardware setup functions. See cvmx-helper.[ch] for 67 ** details. 68 */ 69 #define CVMX_ENABLE_HELPER_FUNCTIONS 70 71 /* CVMX_HELPER_FIRST_MBUFF_SKIP is the number of bytes to reserve before 72 ** the beginning of the packet. If necessary, override the default 73 ** here. See the IPD section of the hardware manual for MBUFF SKIP 74 ** details.*/ 75 #define CVMX_HELPER_FIRST_MBUFF_SKIP 184 76 77 /* CVMX_HELPER_NOT_FIRST_MBUFF_SKIP is the number of bytes to reserve in each 78 ** chained packet element. If necessary, override the default here */ 79 #define CVMX_HELPER_NOT_FIRST_MBUFF_SKIP 0 80 81 /* CVMX_HELPER_ENABLE_BACK_PRESSURE controls whether back pressure is enabled 82 ** for all input ports. This controls if IPD sends backpressure to all ports if 83 ** Octeon's FPA pools don't have enough packet or work queue entries. Even when 84 ** this is off, it is still possible to get backpressure from individual 85 ** hardware ports. When configuring backpressure, also check 86 ** CVMX_HELPER_DISABLE_*_BACKPRESSURE below. If necessary, override the default 87 ** here */ 88 #define CVMX_HELPER_ENABLE_BACK_PRESSURE 1 89 90 /* CVMX_HELPER_ENABLE_IPD controls if the IPD is enabled in the helper 91 ** function. Once it is enabled the hardware starts accepting packets. You 92 ** might want to skip the IPD enable if configuration changes are need 93 ** from the default helper setup. If necessary, override the default here */ 94 #define CVMX_HELPER_ENABLE_IPD 1 95 96 /* CVMX_HELPER_INPUT_TAG_TYPE selects the type of tag that the IPD assigns 97 ** to incoming packets. */ 98 #define CVMX_HELPER_INPUT_TAG_TYPE CVMX_POW_TAG_TYPE_ORDERED 99 100 /* The following select which fields are used by the PIP to generate 101 ** the tag on INPUT 102 ** 0: don't include 103 ** 1: include */ 104 #define CVMX_HELPER_INPUT_TAG_IPV6_SRC_IP 0 105 #define CVMX_HELPER_INPUT_TAG_IPV6_DST_IP 0 106 #define CVMX_HELPER_INPUT_TAG_IPV6_SRC_PORT 0 107 #define CVMX_HELPER_INPUT_TAG_IPV6_DST_PORT 0 108 #define CVMX_HELPER_INPUT_TAG_IPV6_NEXT_HEADER 0 109 #define CVMX_HELPER_INPUT_TAG_IPV4_SRC_IP 0 110 #define CVMX_HELPER_INPUT_TAG_IPV4_DST_IP 0 111 #define CVMX_HELPER_INPUT_TAG_IPV4_SRC_PORT 0 112 #define CVMX_HELPER_INPUT_TAG_IPV4_DST_PORT 0 113 #define CVMX_HELPER_INPUT_TAG_IPV4_PROTOCOL 0 114 #define CVMX_HELPER_INPUT_TAG_INPUT_PORT 1 115 116 /* Select skip mode for input ports */ 117 #define CVMX_HELPER_INPUT_PORT_SKIP_MODE CVMX_PIP_PORT_CFG_MODE_SKIPL2 118 119 /* Define the number of queues per output port */ 120 #define CVMX_HELPER_PKO_QUEUES_PER_PORT_INTERFACE0 1 121 #define CVMX_HELPER_PKO_QUEUES_PER_PORT_INTERFACE1 1 122 123 /* Configure PKO to use per-core queues (PKO lockless operation). 124 ** Please see the related SDK documentation for PKO that illustrates 125 ** how to enable and configure this option. */ 126 //#define CVMX_ENABLE_PKO_LOCKLESS_OPERATION 1 127 //#define CVMX_HELPER_PKO_MAX_PORTS_INTERFACE0 8 128 //#define CVMX_HELPER_PKO_MAX_PORTS_INTERFACE1 8 129 130 /* Force backpressure to be disabled. This overrides all other 131 ** backpressure configuration */ 132 #define CVMX_HELPER_DISABLE_RGMII_BACKPRESSURE 1 133 134 /* Disable the SPI4000's processing of backpressure packets and backpressure 135 ** generation. When this is 1, the SPI4000 will not stop sending packets when 136 ** receiving backpressure. It will also not generate backpressure packets when 137 ** its internal FIFOs are full. */ 138 #define CVMX_HELPER_DISABLE_SPI4000_BACKPRESSURE 1 139 140 /* CVMX_HELPER_SPI_TIMEOUT is used to determine how long the SPI initialization 141 ** routines wait for SPI training. You can override the value using 142 ** executive-config.h if necessary */ 143 #define CVMX_HELPER_SPI_TIMEOUT 10 144 145 /* Select the number of low latency memory ports (interfaces) that 146 ** will be configured. Valid values are 1 and 2. 147 */ 148 #define CVMX_LLM_CONFIG_NUM_PORTS 2 149 150 /* Enable the fix for PKI-100 errata ("Size field is 8 too large in WQE and next 151 ** pointers"). If CVMX_ENABLE_LEN_M8_FIX is set to 0, the fix for this errata will 152 ** not be enabled. 153 ** 0: Fix is not enabled 154 ** 1: Fix is enabled, if supported by hardware 155 */ 156 #define CVMX_ENABLE_LEN_M8_FIX 1 157 158 #if defined(CVMX_ENABLE_HELPER_FUNCTIONS) && !defined(CVMX_ENABLE_PKO_FUNCTIONS) 159 #define CVMX_ENABLE_PKO_FUNCTIONS 160 #endif 161 162 /* Enable debug and informational printfs */ 163 #define CVMX_CONFIG_ENABLE_DEBUG_PRINTS 1 164 165 /************************* Config Specific Defines ************************/ 166 #define CVMX_LLM_NUM_PORTS 1 167 #define CVMX_PKO_QUEUES_PER_PORT_INTERFACE0 1 /**< PKO queues per port for interface 0 (ports 0-15) */ 168 #define CVMX_PKO_QUEUES_PER_PORT_INTERFACE1 1 /**< PKO queues per port for interface 1 (ports 16-31) */ 169 #define CVMX_PKO_MAX_PORTS_INTERFACE0 CVMX_HELPER_PKO_MAX_PORTS_INTERFACE0 /**< Limit on the number of PKO ports enabled for interface 0 */ 170 #define CVMX_PKO_MAX_PORTS_INTERFACE1 CVMX_HELPER_PKO_MAX_PORTS_INTERFACE1 /**< Limit on the number of PKO ports enabled for interface 1 */ 171 #define CVMX_PKO_QUEUES_PER_PORT_PCI 1 /**< PKO queues per port for PCI (ports 32-35) */ 172 #define CVMX_PKO_QUEUES_PER_PORT_LOOP 1 /**< PKO queues per port for Loop devices (ports 36-39) */ 173 174 /************************* FPA allocation *********************************/ 175 /* Pool sizes in bytes, must be multiple of a cache line */ 176 #define CVMX_FPA_POOL_0_SIZE (15 * CVMX_CACHE_LINE_SIZE) 177 #define CVMX_FPA_POOL_1_SIZE (1 * CVMX_CACHE_LINE_SIZE) 178 #define CVMX_FPA_POOL_2_SIZE (8 * CVMX_CACHE_LINE_SIZE) 179 #define CVMX_FPA_POOL_3_SIZE (0 * CVMX_CACHE_LINE_SIZE) 180 #define CVMX_FPA_POOL_4_SIZE (0 * CVMX_CACHE_LINE_SIZE) 181 #define CVMX_FPA_POOL_5_SIZE (0 * CVMX_CACHE_LINE_SIZE) 182 #define CVMX_FPA_POOL_6_SIZE (0 * CVMX_CACHE_LINE_SIZE) 183 #define CVMX_FPA_POOL_7_SIZE (0 * CVMX_CACHE_LINE_SIZE) 184 185 /* Pools in use */ 186 #define CVMX_FPA_PACKET_POOL (0) /**< Packet buffers */ 187 #define CVMX_FPA_PACKET_POOL_SIZE CVMX_FPA_POOL_0_SIZE 188 #define CVMX_FPA_WQE_POOL (1) /**< Work queue entrys */ 189 #define CVMX_FPA_WQE_POOL_SIZE CVMX_FPA_POOL_1_SIZE 190 #define CVMX_FPA_OUTPUT_BUFFER_POOL (2) /**< PKO queue command buffers */ 191 #define CVMX_FPA_OUTPUT_BUFFER_POOL_SIZE CVMX_FPA_POOL_2_SIZE 192 193 /************************* FAU allocation ********************************/ 194 #define CVMX_FAU_REG_END 2048 195 196 #define CVMX_SCR_SCRATCH 0 197 198 #endif /* !_CVMX_CONFIG_H */ 199